数据搜索系统,热门电子元器件搜索 |
|
CS4225 数据表(PDF) 7 Page - Cirrus Logic |
|
CS4225 数据表(HTML) 7 Page - Cirrus Logic |
7 / 30 page SWITCHING CHARACTERISTICS - CONTROL PORT (TA = 25 oC; VD+, VA+ = 5V±10%;Inputs: logic 0 = DGND, logic 1 = VD+, CL = 20pF) Parameter Symbol Min Max Units I 2C® Mode (H/S = floating) Note 10 SCL Clock Frequency fscl 0 100 kHz Bus Free Time Between Transmissions tbuf 4.7 µs Start Condition Hold Time (prior to first clock pulse) thdst 4.0 µs Clock Low Time tlow 4.7 µs Clock High Time thigh 4.0 µs Setup Time for Repeated Start Condition tsust 4.7 µs SDA Hold Time from SCL Falling Note 11 thdd 0 µs SDA Setup Time to SCL Rising tsud 250 ns Rise Time of Both SDA and SCL Lines tr 1 µs Fall Time of Both SDA and SCL Lines tf 300 ns Setup Time for Stop Condition tsusp 4.7 µs Notes: 10. Use of the I 2C® bus interface requires a license from Philips. I 2C® is a registered trademark of Philips Semiconductors. 11. Data must be held for sufficient time to bridge the 300ns transition time of SCL. t buf t hdst t hdst t low t r t f t hdd t high t sud t sust t susp Stop Start Start Stop Repeated SDA SCL CS4225 DS86PP8 7 |
类似零件编号 - CS4225 |
|
类似说明 - CS4225 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |