数据搜索系统,热门电子元器件搜索 |
|
CS4223 数据表(PDF) 7 Page - Cirrus Logic |
|
CS4223 数据表(HTML) 7 Page - Cirrus Logic |
7 / 32 page CS4223 CS4224 DS290PP3 7 SWITCHING CHARACTERISTICS (T A = 25° C; VA, VD = 4.75 V - 5.25 V; outputs loaded with 30 pF) Notes: 10. After powering up the CS4223/4, PDN should be held low for 10 ms to allow the power supply to settle. Parameter Symbol Min Typ Max Unit Audio ADC’s and DAC’s Sample Rate Fs 4 - 50 kHz XTI Frequency XTI = 256, 384, or 512 Fs 1.024 - 26 MHz XTI Pulse Width High XTI = 512 Fs XTI = 384 Fs XTI = 256 Fs 13 21 31 - - - - - - ns ns ns XTI Pulse Width Low XTI = 512 Fs XTI = 384 Fs XTI = 256 Fs 13 21 31 - - - - - - ns ns ns XTI Jitter Tolerance - 500 - psRMS RST Low Time (Note 10) 10 - - ms SCLK falling edge to SDOUT output valid DSCK = 0 tdpd -- ns LRCK edge to MSB valid tlrpd - - 45 ns SDIN setup time before SCLK rising edge DSCK = 0 tds 25 - - ns SDIN hold time after SCLK rising edge DSCK = 0 tdh 25 - - ns SCLK Period tsckw -- ns SCLK High Time tsckh 40 - - ns SCLK Low Time tsckl 40 - - ns SCLK rising to LRCK edge DSCK = 0 tlrckd 35 - - ns LRCK edge to SCLK rising DSCK = 0 tlrcks 40 - - ns 1 (384) Fs ----------------------20 + 1 (128) Fs ---------------------- sckh sckl sckw t t t MSB MSB-1 *SCLK shown for DSCK = 0, SCLK inverted for DSCK = 1. t dpd SDOUT LRCK SCLK* SDIN dh t ds t lrpd t lrcks t lrckd t Figure 1. Serial Audio Port Data I/O Timing |
类似零件编号 - CS4223 |
|
类似说明 - CS4223 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |