数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CAT24C023JI-30TE13 数据表(PDF) 7 Page - Catalyst Semiconductor

部件名 CAT24C023JI-30TE13
功能描述  Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog Timer
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CATALYST [Catalyst Semiconductor]
网页  http://www.catalyst-semiconductor.com
标志 CATALYST - Catalyst Semiconductor

CAT24C023JI-30TE13 数据表(HTML) 7 Page - Catalyst Semiconductor

Back Button CAT24C023JI-30TE13 Datasheet HTML 3Page - Catalyst Semiconductor CAT24C023JI-30TE13 Datasheet HTML 4Page - Catalyst Semiconductor CAT24C023JI-30TE13 Datasheet HTML 5Page - Catalyst Semiconductor CAT24C023JI-30TE13 Datasheet HTML 6Page - Catalyst Semiconductor CAT24C023JI-30TE13 Datasheet HTML 7Page - Catalyst Semiconductor CAT24C023JI-30TE13 Datasheet HTML 8Page - Catalyst Semiconductor CAT24C023JI-30TE13 Datasheet HTML 9Page - Catalyst Semiconductor CAT24C023JI-30TE13 Datasheet HTML 10Page - Catalyst Semiconductor CAT24C023JI-30TE13 Datasheet HTML 11Page - Catalyst Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 12 page
background image
CAT24C163/083/043/023
7
Advanced
Doc. No. 25080-00 3/98 M-1
ACKNOWLEDGE
1
START
SCL FROM
MASTER
89
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
Figure 5. Acknowledge Timing
Figure 6. Slave Address Bits
FUNCTIONAL DESCRIPTION
The CAT24CXXX supports the I2C Bus data transmis-
sion protocol. This Inter-Integrated Circuit Bus protocol
defines any device that sends data to the bus to be a
transmitter and any device receiving data to be a re-
ceiver. The transfer is controlled by the Master device
which generates the serial clock and all START and
STOP conditions for bus access. The CAT24CXXX
operates as a Slave device. Both the Master device and
Slave device can operate as either transmitter or re-
ceiver, but the Master device controls which mode is
activated.
I2C BUS PROTOCOL
The features of the I2C bus protocol are defined as
follows:
(1) Data transfer may be initiated only when the bus is
not busy.
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any changes in
the data line while the clock line is high will be interpreted
as a START or STOP condition.
START Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
SDA when SCL is HIGH. The CAT24CXXX monitors the
SDA and SCL lines and will not respond until this
condition is met.
* 'X' Corresponds to Don't Care Bits (can be a zero or a one)
** a8, a9 and a10 correspond to the address of the memory array address word.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must end
with a STOP condition.
DEVICE ADDRESSING
The Master begins a transmission by sending a START
condition. The Master sends the address of the particu-
lar slave device it is requesting. The four most significant
bits of the 8-bit slave address are fixed as 1010.
The next three bits (Fig. 6) define memory addressing.
For the 24C023, the three bits are don't care. For the
24C043, the next two bits are don't care and the third bit
is the high order address bit. For the 24C083, the next
bit is don't care and the successive bits define the higher
order address bits. For the 24C163 the three bits define
higher order bits.
The last bit of the slave address specifies whether a
Read or Write operation is to be performed. When this
bit is set to 1, a Read operation is selected, and when set
to 0, a Write operation is selected.
After the Master sends a START condition and the slave
address byte, the CAT24CXXX monitors the bus and
responds with an acknowledge (on the SDA line) when
its address matches the transmitted slave address. The
CAT24CXXX then performs a Read or Write operation
depending on the state of the R/
W bit.
1
010
X
X
X
R/W
1
0
1
0
X
X
a8
R/W
24C023
24C043
1
010
X
a9
a8
R/W
1
0
1
0
a10
a9
a8
R/W
24C083
24C163


类似零件编号 - CAT24C023JI-30TE13

制造商部件名数据表功能描述
logo
Catalyst Semiconductor
CAT24C02 CATALYST-CAT24C02 Datasheet
310Kb / 8P
   1K/2K/4K/8K/16K-Bit Serial E2PROM
CAT24C02 CATALYST-CAT24C02 Datasheet
370Kb / 17P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb CMOS Serial EEPROM
logo
ON Semiconductor
CAT24C02 ONSEMI-CAT24C02 Datasheet
177Kb / 16P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
March, 2010 ??Rev. 11
CAT24C02 ONSEMI-CAT24C02 Datasheet
215Kb / 20P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
September, 2012 ??Rev. 22
CAT24C02 ONSEMI-CAT24C02 Datasheet
237Kb / 21P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM PDIP?? L SUFFIX
February, 2013 ??Rev. 26
More results

类似说明 - CAT24C023JI-30TE13

制造商部件名数据表功能描述
logo
Catalyst Semiconductor
CAT24C161 CATALYST-CAT24C161 Datasheet
85Kb / 12P
   Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog Timer
CAT24C321 CATALYST-CAT24C321 Datasheet
84Kb / 12P
   Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog Timer
CAT24C323 CATALYST-CAT24C323 Datasheet
84Kb / 12P
   Supervisory Circuits with I2C Serial CMOS E2PROM, Precision Reset Controller and Watchdog Timer
CAT93CXXXX CATALYST-CAT93CXXXX Datasheet
153Kb / 10P
   Supervisory Circuits with Microwire Serial CMOS E2PROM, Precision Reset Controller and Watchdog Timer
CAT25CXXX CATALYST-CAT25CXXX Datasheet
160Kb / 12P
   Supervisory Circuits with SPI Serial E2PROM, Precision Reset Controller and Watchdog Timer
CAT1161 CATALYST-CAT1161_07 Datasheet
163Kb / 14P
   Supervisory Circuits with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer
CAT1161 CATALYST-CAT1161 Datasheet
69Kb / 12P
   Supervisory Circuits with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer
CAT1163 CATALYST-CAT1163_07 Datasheet
150Kb / 14P
   Supervisory Circuits with I2C Serial Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer
logo
ON Semiconductor
CAT1161PI-42 ONSEMI-CAT1161PI-42 Datasheet
163Kb / 13P
   Supervisory Circuits with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer (16K)
July, 2012 ??Rev. 12
CAT1161 ONSEMI-CAT1161 Datasheet
193Kb / 14P
   Supervisory Circuits with I2C Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer (16K)
Doc. No. MD-3002 Rev. I
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com