数据搜索系统,热门电子元器件搜索 |
|
DAC714 数据表(PDF) 4 Page - Burr-Brown (TI) |
|
|
DAC714 数据表(HTML) 4 Page - Burr-Brown (TI) |
4 / 14 page 4 ® DAC714 CLK A 0 SDI Serial Data Input MSB First Latch Data In D/A Latch A 1 t A0H D 0 D 14 D 15 t A1S t A1H t DH t DS t A0S t CLK t CH t CL CLK A 0 SDO Serial Data Out t A0S t A0H D 0 D 14 Clear D 15 t CLK t CH t CL CLR t DSOP t CP t DSOP TIMING SPECIFICATIONS TA = –40°C to +85°C, +VCC = +12V or +15V, –VCC = –12V or –15V. SYMBOL PARAMETER MIN MAX UNITS tCLK Data Clock Period 100 ns tCL Clock LOW 50 ns tCH Clock HIGH 50 ns tA0S Setup Time for A0 50 ns tA1S Setup Time for A1 50 ns tAOH Hold Time for A0 0ns tA1H Hold Time for A1 0ns tDS Setup Time for DATA 50 ns tDH Hold Time for DATA 10 ns tDSOP Output Propagation Delay 140 ns tCP Clear Pulsewidth 200 ns A0 A1 CLK CLR DESCRIPTION 01 1 → 0 → 1 1 Shift Serial Data into SDI 10 1 → 0 → 1 1 Load D/A Latch 11 1 → 0 → 1 1 No Change 00 1 → 0 → 1 1 Two Wire Operation(1) X X 1 1 No Change X X X 0 Reset D/A Latch NOTES: X = Don’t Care. (1) All digital input changes will appear at the output. TRUTH TABLE TIMING DIAGRAMS Serial Data In Serial Data Out |
类似零件编号 - DAC714 |
|
类似说明 - DAC714 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |