数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA8024 数据表(PDF) 10 Page - List of Unclassifed Manufacturers

部件名 TDA8024
功能描述  Three specifically protected half-duplex bidirectional buffered I/O lines to card contacts C4, C7 and C8
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC1 [List of Unclassifed Manufacturers]
网页  
标志 ETC1 - List of Unclassifed Manufacturers

TDA8024 数据表(HTML) 10 Page - List of Unclassifed Manufacturers

Back Button TDA8024 Datasheet HTML 6Page - List of Unclassifed Manufacturers TDA8024 Datasheet HTML 7Page - List of Unclassifed Manufacturers TDA8024 Datasheet HTML 8Page - List of Unclassifed Manufacturers TDA8024 Datasheet HTML 9Page - List of Unclassifed Manufacturers TDA8024 Datasheet HTML 10Page - List of Unclassifed Manufacturers TDA8024 Datasheet HTML 11Page - List of Unclassifed Manufacturers TDA8024 Datasheet HTML 12Page - List of Unclassifed Manufacturers TDA8024 Datasheet HTML 13Page - List of Unclassifed Manufacturers TDA8024 Datasheet HTML 14Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 29 page
background image
2004 July 12
10
Philips Semiconductors
Product specification
IC card interface
TDA8024
8.3
Clock circuitry
The card clock signal (CLK) is derived from a clock signal
input to pin XTAL1 or from a crystal operating at up to
26 MHz connected between pins XTAL1 and XTAL2.
The clock frequency can be fXTAL, 1/2 × fXTAL, 1/4 × fXTAL
or 1/8 × fXTAL. Frequency selection is made via
inputs CLKDIV1 and CLKDIV2 (see Table 1).
Table 1
Clock frequency selection; note 1
Note
1. The status of pins CLKDIV1 and CLKDIV2 must not be
changed simultaneously; a delay of 10 ns minimum
between changes is needed; the minimum duration of
any state of CLK is eight periods of XTAL1.
The frequency change is synchronous, which means that
during transition no pulse is shorter than 45% of the
smallest period, and that the first and last clock pulses
about the instant of change have the correct width.
When changing the frequency dynamically, the change is
effective for only eight periods of XTAL1 after the
command.
The duty factor of fXTAL depends on the signal present at
pin XTAL1.
In order to reach a 45 to 55% duty factor on pin CLK, the
input signal on pin XTAL1 should have a duty factor of
48 to 52% and transition times of less than 5% of the input
signal period.
If a crystal is used, the duty factor on pin CLK may be
45 to 55% depending on the circuit layout and on the
crystal characteristics and frequency.
In other cases, the duty factor on pin CLK is guaranteed
between 45 and 55% of the clock period.
The crystal oscillator runs as soon as the IC is powered up.
If the crystal oscillator is used, or if the clock pulse on
pin XTAL1 is permanent, the clock pulse is applied to the
card as shown in the activation sequences shown in Figs 7
and 8.
If the signal applied to XTAL1 is controlled by the system
microcontroller, the clock pulse will be applied to the card
when it is sent by the system microcontroller (after
completion of the activation sequence).
8.4
I/O transceivers
The three data lines I/O, AUX1 and AUX2 are identical.
The idle state is realized by both I/O and I/OUC lines being
pulled HIGH via a 11 k
Ω resistor (I/O to V
CC and I/OUC to
VDD).
Pin I/O is referenced to VCC, and pin I/OUC to VDD, thus
allowing operation when VCC is not equal to VDD.
The first side of the transceiver to receive a falling edge
becomes the master. An anti-latch circuit disables the
detection of falling edges on the line of the other side,
which then becomes a slave.
After a time delay td(edge), an N transistor on the slave side
is turned on, thus transmitting the logic 0 present on the
master side.
When the master side returns to logic 1, a P transistor on
the slave side is turned on during the time delay tpu and
then both sides return to their idle states.
This active pull-up feature ensures fast LOW-to-HIGH
transitions; as shown in Fig.6, it is able to deliver more than
1 mA at an output voltage of up to 0.9VCC into an 80 pF
load. At the end of the active pull-up pulse, the output
voltage depends only on the internal pull-up resistor and
the load current.
The current to and from the card I/O lines is limited
internally to 15 mA and the maximum frequency on these
lines is 1 MHz.
CLKDIV1
CLKDIV2
fCLK
00
01
11
10
fXTAL
f
XTAL
8
-------------
f
XTAL
4
-------------
f
XTAL
2
-------------


类似零件编号 - TDA8024

制造商部件名数据表功能描述
logo
NXP Semiconductors
TDA8024 PHILIPS-TDA8024 Datasheet
172Kb / 29P
   IC card interface
2004 July 12
TDA8024 NXP-TDA8024 Datasheet
181Kb / 29P
   IC card interface
2004 July 12
logo
ARTSCHIP ELECTRONICS CO...
TDA8024 ARTSCHIP-TDA8024 Datasheet
3Mb / 25P
   IC card interface
logo
NXP Semiconductors
TDA8024AT PHILIPS-TDA8024AT Datasheet
172Kb / 29P
   IC card interface
2004 July 12
logo
ARTSCHIP ELECTRONICS CO...
TDA8024AT ARTSCHIP-TDA8024AT Datasheet
3Mb / 25P
   IC card interface
More results

类似说明 - TDA8024

制造商部件名数据表功能描述
logo
Megawin Technology Co.,...
MG84FL54BD MEGAWIN-MG84FL54BD Datasheet
825Kb / 113P
   Four and half configurable I/O ports
logo
Renesas Technology Corp
R8A66153FP RENESAS-R8A66153FP Datasheet
458Kb / 10P
   PROGRAMMABLE BUFFERED I/O EXPANDER
logo
Shanghai Leiditech Elec...
SR33-04A LEIDITECH-SR33-04A Datasheet
2Mb / 5P
   Protects Four Uidirectional I/O Lines
logo
National Instruments Co...
USB-6509 NI-USB-6509 Datasheet
393Kb / 6P
   Portable digital I/O device / 96 bidirectional I/O channels
logo
PCA ELECTRONICS INC.
EPA563-1 PCA-EPA563-1 Datasheet
15Kb / 1P
   16 Pin DIP 3 Bit Programmable TTL Delay Lines With I/O Completely Buffered
EPA563-1A PCA-EPA563-1A Datasheet
19Kb / 1P
   16 Pin DIP 3 Bit Programmable TTL Delay Lines With I/O Completely Buffered
logo
UN Semiconducctor INC
UN485E UNSEMI-UN485E Datasheet
4Mb / 10P
   ±16kV ESD Protected 1Mbps, Half-duplex ,RS485/RS422 Transceiver
Revision March 1,2022
UN485ES UNSEMI-UN485ES Datasheet
4Mb / 10P
   ±16kV ESD Protected 16Mbps, Half-duplex ,RS485/RS422 Transceiver
Revision March 1,2022
logo
Maxim Integrated Produc...
MAX13181E MAXIM-MAX13181E Datasheet
297Kb / 18P
   5.0V, 짹15kV ESD-Protected, Half-Duplex/Full-Duplex, RS-485 Transceiver in uDFN
Rev 0; 7/07
logo
LANSDALE Semiconductor ...
SL8X371 LANSDALE-SL8X371 Datasheet
603Kb / 8P
   8-Bit Latched Bidirectional I/O Port
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com