数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD5336 数据表(PDF) 5 Page - Analog Devices

部件名 AD5336
功能描述  2.5 V to 5.5 V, Parallel Interface Octal Voltage Output 8-/10-/12-Bit DACs
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD5336 数据表(HTML) 5 Page - Analog Devices

  AD5336 Datasheet HTML 1Page - Analog Devices AD5336 Datasheet HTML 2Page - Analog Devices AD5336 Datasheet HTML 3Page - Analog Devices AD5336 Datasheet HTML 4Page - Analog Devices AD5336 Datasheet HTML 5Page - Analog Devices AD5336 Datasheet HTML 6Page - Analog Devices AD5336 Datasheet HTML 7Page - Analog Devices AD5336 Datasheet HTML 8Page - Analog Devices AD5336 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 24 page
background image
AD5346/AD5347/AD5348
Rev. 0 | Page 5 of 24
TIMING CHARACTERISTICS1, 2, 3
Table 3. VDD = 2.5 V to 5.5 V; all specifications TMIN to TMAX, unless otherwise noted
Parameter
Limit at TMIN, TMAX
Unit
Condition/Comments
Data Write Mode (Figure 3)
t1
0
ns min
CS to WR setup time
t2
0
ns min
CS to WR hold time
t3
20
ns min
WR pulse width
t4
5
ns min
Data, GAIN, BUF setup time
t5
4.5
ns min
Data, GAIN, BUF hold time
t6
5
ns min
Synchronous mode. WR falling to LDAC falling.
t7
5
ns min
Synchronous mode. LDAC falling to WR rising.
t8
4.5
ns min
Synchronous mode. WR rising to LDAC rising.
t9
5
ns min
Asynchronous mode. LDAC rising to WR rising.
t10
4.5
ns min
Asynchronous mode. WR rising to LDAC falling.
t11
20
ns min
LDAC pulse width
t12
10
ns min
CLR pulse width
t13
20
ns min
Time between WR cycles
t14
20
ns min
A0, A1, A2 setup time
t15
0
ns min
A0, A1, A2 hold time
Data Readback Mode (Figure 4)
t16
0
ns min
A0, A1, A2 to CS setup time
t17
0
ns min
A0, A1, A2 to CS hold time
t18
0
ns min
CS to falling edge of RD
t19
20
ns min
RD pulse width; VDD = 3.6 V to 5.5 V
30
ns min
RD pulse width; VDD = 2.5 V to 3.6 V
t20
0
ns min
CS to RD hold time
t21
22
ns max
Data access time after falling edge of RD; VDD = 3.6 V to 5.5 V
30
ns max
Data access time after falling edge of RD VDD = 2.5 V to 3.6 V
t22
4
ns min
Bus relinquish time after rising edge of RD
30
ns max
t23
22
ns max
CS falling edge to data; VDD = 3.6 V to 5.5 V
30
ns max
CS falling edge to data; VDD = 2.5 V to 3.6 V
t24
30
ns min
Time between RD cycles
t25
30
ns min
Time from RD to WR
t26
30
ns min
Time from WR to RD, VDD = 3.6 V to 5.5 V
50
ns min
Time from WR to RD, VDD = 2.5 V to 3.6 V
1 Guaranteed by design and characterization, not production tested.
2 All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2.
3 See Figure 2.
CS
WR
DATA,
GAIN, BUF
LDAC1
LDAC2
CLR
NOTES
1. SYNCHRONOUS LDAC UPDATE MODE
2. ASYNCHRONOUS LDAC UPDATE MODE
A0–A2
t1
t2
t3
t4
t7
t9
t10
t11
t12
t5
t15
t8
t14
t6
t13
CS
A0–A2
RD
WR
DATA
t16
t18
t25
t20
t22
t21
t17
t26
t24
t19
t23
Figure 3. Parallel Interface Write Timing Diagram
Figure 4. Parallel Interface Read Timing Diagram


类似零件编号 - AD5336

制造商部件名数据表功能描述
logo
Analog Devices
AD5336 AD-AD5336 Datasheet
359Kb / 20P
   2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5336 AD-AD5336 Datasheet
274Kb / 20P
   2.5 V to 5.5 V, 230uA, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5336 AD-AD5336 Datasheet
324Kb / 20P
   2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5336 AD-AD5336 Datasheet
357Kb / 24P
   2.5 V to 5.5 V, 500 關A, Quad Voltage Output 8-/10-/12-Bit DACs in 10-Lead Packages
Rev. H
AD5336 AD-AD5336 Datasheet
565Kb / 24P
   2.5 V to 5.5 V, 500 關A, 2-Wire Interface Interface
Rev. G
More results

类似说明 - AD5336

制造商部件名数据表功能描述
logo
Analog Devices
AD5347 AD-AD5347_15 Datasheet
476Kb / 24P
   2.5 V to 5.5 V, Parallel Interface Octal Voltage Output 8-/10-/12-Bit DACs
REV. 0
AD5346 AD-AD5346_15 Datasheet
476Kb / 24P
   2.5 V to 5.5 V, Parallel Interface Octal Voltage Output 8-/10-/12-Bit DACs
REV. 0
AD5348 AD-AD5348_15 Datasheet
476Kb / 24P
   2.5 V to 5.5 V, Parallel Interface Octal Voltage Output 8-/10-/12-Bit DACs
REV. 0
AD5336 AD-AD5336_15 Datasheet
384Kb / 20P
   2.5 V to 5.5 V, 500A, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5343 AD-AD5343_15 Datasheet
327Kb / 20P
   2.5 V to 5.5 V, 230A, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5335 AD-AD5335_15 Datasheet
384Kb / 20P
   2.5 V to 5.5 V, 500A, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5332 AD-AD5332 Datasheet
274Kb / 20P
   2.5 V to 5.5 V, 230uA, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5342 AD-AD5342_15 Datasheet
327Kb / 20P
   2.5 V to 5.5 V, 230A, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5332 AD-AD5332_15 Datasheet
327Kb / 20P
   2.5 V to 5.5 V, 230 A, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs
REV. 0
AD5334 AD-AD5334 Datasheet
324Kb / 20P
   2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com