数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LS7213R 数据表(PDF) 1 Page - LSI Computer Systems

部件名 LS7213R
功能描述  PROGRAMMABLE DIGITAL DELAY TIMER
Download  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LSI [LSI Computer Systems]
网页  http://www.lsicsi.com
标志 LSI - LSI Computer Systems

LS7213R 数据表(HTML) 1 Page - LSI Computer Systems

  LS7213R Datasheet HTML 1Page - LSI Computer Systems LS7213R Datasheet HTML 2Page - LSI Computer Systems LS7213R Datasheet HTML 3Page - LSI Computer Systems LS7213R Datasheet HTML 4Page - LSI Computer Systems LS7213R Datasheet HTML 5Page - LSI Computer Systems  
Zoom Inzoom in Zoom Outzoom out
 1 / 5 page
background image
PROGRAMMABLE DIGITAL DELAY TIMER
September 2006
FEATURES:
• Eight timing ranges • Four modes
• RC controlled on-chip oscillator
• Power-On-Reset (POR)
• Reset input for delay abort
• Complementary outputs
• Delay-in-Progress Indicator output
• LS7213R (DIP), LS7213R-S (SOIC) - See Figure 1
APPLICATIONS
Time delay relays for HVAC equipment and industrial controls.
DESCRIPTION
The LS7213R is a CMOS integrated circuit for generating pro-
grammable time-delays. The delay is initiated by a logic transition
at the Trigger input and the completion of the delay is marked by a
change of status at the Out1 and the Out2 outputs. Three inputs,
D1, D2 and D3 select 1-of-8 scale factors, s. The delay, td is related
to s by the expression, td = s/frc, where frc is the frequency at the
RC input produced by an internal oscillator. An external resistor-
capacitor pair connected to the RC pin controls the oscillator fre-
quency. There are four modes of operation selected by inputs A
and B. The operating modes are:
On-Delay (OND), Off-Delay (OFD), Dual-Delay (DLD) and
One-Shot (OST). These modes are described below:
On-Delay (OND) Mode
A positive transition at the Trigger input starts the on-delay timer. At
the end of the delay, Out1 switches low and Out2 switches high. A
negative transition at the Trigger input immediately aborts any on-
delay in progress. If the Trigger input is switched low, Out1 if low
will switch high and Out2 if high will switch low without delay. The
states of Out2 in the preceding description applies only if FlashEn
input is low at the time of the Trigger input transition. See the Out2
pin section for a complete description.
Off-Delay (OFD) Mode
A negative transition at the Trigger input starts the off-delay timer.
At the end of the delay, Out1 switches high and Out2 switches low.
A positive transition at the Trigger input immediately aborts any off-
delay in progress. If the Trigger input is switched high, Out1 if high
will switch low and Out2 if low will switch high without delay. The
states of Out2 in the preceding description applies only if FlashEn
input is low at the time of the Trigger input transition. See the Out2
pin section for a complete description.
Dual-Delay (DLD) Mode
In Dual-Delay mode, the delay is generated for both positive and
negative transitions at the Trigger input. A positive transition at the
Trigger input starts the on-delay timer and aborts any off-delay tim-
ing in progress. At the end of the delay Out1 switches low and Out2
switches high. A negative transition at the Trigger input starts the
off-delay timer and aborts any on-delay timing in progress. At the
end of the delay Out1 switches high and Out2 switches low. The
states of Out2 in the preceding description applies only if FlashEn
input is low at the time of the Trigger input transition. See the Out2
pin section for a complete description.
One-Shot (OST) Mode
A positive transition at the Trigger input causes Out1 to switch
low and Out2 to switch high immediately and start the one-shot
delay timer. At the end of the delay Out1 switches high and Out2
switches low. Thus in effect, a positive transition at the Trigger in-
put produces a negative pulse at Out1 and a positive pulse at
Out2. The one-shot delay timer is restarted with every positive
trigger transition, thus rendering the Out1 and Out2 pulse-widths
stretchable to any duration by periodic re-trigger. A negative tran-
sition at the Trigger input has no effect. The states of Out2 in the
preceding description applies only if FlashEn input is low at the
time of the Trigger input transition. See the Out2 pin section for a
complete description.
INPUTS/OUTPUTS
Following is a description of all the input/output pins and their
functions.
Delay Select Inputs: D1, D2, D3 (Pin 3, Pin 2, Pin 1)
The logic states applied to these three inputs enable the user to
select a scale factor, s, for generating a delay, td, fromTrigger in-
put to Out1/Out2 outputs according to Table1. The delay is given
by the expression:
td = s/frc,
where, s is the scale factor, and frc is the oscillator frequency at
the RC input. The sample delays in Table1 are based on an os-
cillator frequency, frc = 10kHz.
TABLE 1. Delay Selection
D3
D2
D1
s
td (= s/frc)
0
0
0
1x103
0.1sec
0
0
1
1x104
1.0sec
0
1
0
1x105
10.0sec
0
1
1
60x103
0.1min
1
0
0
60x104
1.0min
1
0
1
60x105
10.0min
1
1
0
3600x103
0.1hr
1
1
1
3600x104
1.0hr
D1, D2 and D3 inputs have internal pull-down resistors
LSI/CSI
LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405
LS7213R
1
2
3
4
5
6
7
14
13
12
11
10
9
8
D3
D2
D1
A
B
FLASHEN
VDD (+V)
VSS (-V)
OUT1
OUT2
RESET
RC
CAP
TRIGGER
FIGURE 1
PIN ASSIGNMENT
TOP VIEW
UL
®
A3800
7213R-090806-1


类似零件编号 - LS7213R

制造商部件名数据表功能描述
logo
LSI Computer Systems
LS7213 LSI-LS7213 Datasheet
43Kb / 4P
   PROGRAMMABLE DIGITAL DELAY TIMER
More results

类似说明 - LS7213R

制造商部件名数据表功能描述
logo
LSI Computer Systems
LS7211 LSI-LS7211_03 Datasheet
275Kb / 8P
   PROGRAMMABLE DIGITAL DELAY TIMER
LS7213 LSI-LS7213 Datasheet
43Kb / 4P
   PROGRAMMABLE DIGITAL DELAY TIMER
LS7211N LSI-LS7211N Datasheet
216Kb / 8P
   PROGRAMMABLE DIGITAL DELAY TIMER
LS7215 LSI-LS7215 Datasheet
221Kb / 8P
   PROGRAMMABLE DIGITAL DELAY TIMER
LS7210 LSI-LS7210 Datasheet
49Kb / 4P
   PROGRAMMABLE DIGITAL DELAY TIMER
LS7211 LSI-LS7211 Datasheet
171Kb / 8P
   PROGRAMMABLE DIGITAL DELAY TIMER
LS7210 LSI-LS7210_06 Datasheet
66Kb / 4P
   PROGRAMMABLE DIGITAL DELAY TIMER
logo
NXP Semiconductors
74HC5555 PHILIPS-74HC5555 Datasheet
142Kb / 23P
   Programmable delay timer with oscillator
September 1993
74HC5555D-T NXP-74HC5555D-T Datasheet
100Kb / 23P
   Programmable delay timer with oscillator
September 1993
logo
Nexperia B.V. All right...
74HC5555 NEXPERIA-74HC5555 Datasheet
314Kb / 28P
   Programmable delay timer with oscillator
Rev. 4 - 5 July 2018
More results


Html Pages

1 2 3 4 5


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com