数据搜索系统,热门电子元器件搜索 |
|
SN74ACT72241L 数据表(PDF) 10 Page - Texas Instruments |
|
SN74ACT72241L 数据表(HTML) 10 Page - Texas Instruments |
10 / 21 page SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, SN74ACT72241L 512 × 9, 1024 × 9, 2048 × 9, AND 4096 × 9 SYNCHRONOUS FIRST IN, FIRST OUT MEMORIES SCAS222 − FEBRUARY 1993 − REVISED JUNE 1993 10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 REN1, REN2 OE WCLK tsk1 (see Note A) WEN2 (if applicable) WEN1 EF tpd(OE-Q) Q0 − Q8 W0 (1st valid write) W1 W2 W3 D0 − D8 tsu(D) tsu(EN) RCLK tpd(R-EF) W0 W1 ta ta ten Low NOTE A: tsk1 is the minimum time between a rising WCLK edge and a subsequent rising RCLK edge for EF to change during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tsk1, then EF may not change state until the next RCLK edge. Figure 5. First-Data-Word-Latency Timing |
类似零件编号 - SN74ACT72241L |
|
类似说明 - SN74ACT72241L |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |