数据搜索系统,热门电子元器件搜索 |
|
SN74ACT72211L 数据表(PDF) 11 Page - Texas Instruments |
|
SN74ACT72211L 数据表(HTML) 11 Page - Texas Instruments |
11 / 21 page SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, SN74ACT72241L 512 × 9, 1024 × 9, 2048 × 9, AND 4096 × 9 SYNCHRONOUS FIRST IN, FIRST OUT MEMORIES SCAS222 − FEBRUARY 1993 − REVISED JUNE 1993 11 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 REN1, REN2 WCLK WEN2 (if applicable) WEN1 FF Data in Output Register Q0 − Q8 tsu(D) D0 − D8 tsk1 (see Note A) tsu(D) tsk1 Data Write tpd(W-FF) RCLK ta tsu(EN) th(EN) tsu(EN) th(EN) OE Low ta Data Read Next Data Read No Write No Write tpd(W-FF) tpd(W-FF) NOTE A: tsk1 is the minimum time between a rising RCLK edge and a subsequent rising WCLK edge for FF to change logic levels during the current clock cycle. If the time between the rising edge of RCLK and the subsequent rising edge of WCLK is less than tsk1, then FF may not change its logic level until the next WCLK rising edge. Figure 6. Full-Flag Timing |
类似零件编号 - SN74ACT72211L |
|
类似说明 - SN74ACT72211L |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |