数据搜索系统,热门电子元器件搜索 |
|
AD8110-EB 数据表(PDF) 4 Page - Analog Devices |
|
AD8110-EB 数据表(HTML) 4 Page - Analog Devices |
4 / 29 page REV. A AD8110/AD8111 –3– TIMING CHARACTERISTICS (Serial) Limit Parameter Symbol Min Typ Max Unit Serial Data Setup Time t1 20 ns CLK Pulsewidth t2 100 ns Serial Data Hold Time t3 20 ns CLK Pulse Separation, Serial Mode t4 100 ns CLK to UPDATE Delay t5 0ns UPDATE Pulsewidth t6 50 ns CLK to DATA OUT Valid, Serial Mode t7 180 ns Propagation Delay, UPDATE to Switch On or Off – 8 ns Data Load Time, CLK = 5 MHz, Serial Mode – 8 µs CLK, UPDATE Rise and Fall Times – 100 ns RESET Time – 200 ns 1 0 1 0 1 = LATCHED 0 = TRANSPARENT DATA OUT CLK DATA IN OUT7 (D4) OUT7 (D3) OUT00 (D0) LOAD DATA INTO SERIAL REGISTER ON FALLING EDGE TRANSFER DATA FROM SERIAL REGISTER TO PARALLEL LATCHES DURING LOW LEVEL t2 t4 t1 t3 t7 t5 t6 UPDATE Figure 1. Timing Diagram, Serial Mode Table I. Logic Levels VIH VIL VOH VOL IIH IIL IOH IOL RESET, SER/PAR RESET, SER/PAR RESET, SER/PAR RESET, SER/PAR CLK, DATA IN, CLK, DATA IN, CLK, DATA IN, CLK, DATA IN, CE, UPDATE CE, UPDATE DATA OUT DATA OUT CE, UPDATE CE, UPDATE DATA OUT DATA OUT 2.0 V min 0.8 V max 2.7 V min 0.5 V max 20 µA max –400 µA min –400 µA max 3.0 mA min |
类似零件编号 - AD8110-EB |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |