数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD652JP-REEL7 数据表(PDF) 6 Page - Analog Devices

部件名 AD652JP-REEL7
功能描述  Monolithic Synchronous Voltage-to-Frequency Converter
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD652JP-REEL7 数据表(HTML) 6 Page - Analog Devices

Back Button AD652JP-REEL7 Datasheet HTML 2Page - Analog Devices AD652JP-REEL7 Datasheet HTML 3Page - Analog Devices AD652JP-REEL7 Datasheet HTML 4Page - Analog Devices AD652JP-REEL7 Datasheet HTML 5Page - Analog Devices AD652JP-REEL7 Datasheet HTML 6Page - Analog Devices AD652JP-REEL7 Datasheet HTML 7Page - Analog Devices AD652JP-REEL7 Datasheet HTML 8Page - Analog Devices AD652JP-REEL7 Datasheet HTML 9Page - Analog Devices AD652JP-REEL7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
AD652
Rev. C | Page 6 of 28
THEORY OF OPERATION
A synchronous VFC is similar to other voltage-to-frequency
converters in that an integrator is used to perform a charge-
balance of the input signal with an internal reference current.
However, rather than using a one-shot as the primary timing
element, which requires a high quality and low drift capacitor, a
synchronous voltage-to-frequency converter (SVFC) uses an
external clock. This allows the designer to determine the system
stability and drift based upon the external clock selected. A
crystal oscillator may also be used if desired.
The SVFC architecture provides other system advantages
besides low drift. If the output frequency is measured by
counting pulses gated to a signal that is derived from the clock,
the clock stability is unimportant and the device simply
performs as a voltage-controlled frequency divider, producing a
high resolution A/D. If a large number of inputs must be
monitored simultaneously in a system, the controlled timing
relationship between the frequency output pulses and the user-
supplied clock greatly simplifies this signal acquisition. Also, if
the clock signal is provided by a VFC, the output frequency of
the SVFC is proportional to the product of the two input
voltages. Therefore, multiplication and A-to-D conversion on
two signals are performed simultaneously.
+VS 1
TRIM
2
TRIM
3
OP AMP OUT
4
OP AMP "–"
5
OP AMP "+"
6
10 VOLT INPUT
7
–VS 8
COMP REF
16
COMP "+"
15
COMP "–"
14
ANALOG GND
13
DIGITAL GND
12
FREQ OUT
11
CLOCK INPUT
10
COS
9
ONE
SHOT
AND
"D"
FLOP
QCK
D
Q
1mA
20k
AD652
SYNCHRONOUS
VOLTAGE-TO-
FREQUENCY
CONVERTER
5V
REFERENCE
Figure 2. CERDIP Pin Configuration
The pinouts of the AD652 SVFC are shown in Figure 2 and
Figure 3. A block diagram of the device configured as an SVFC,
along with various system waveforms, is shown in Figure 4.
OP AMP OUT
4
OP AMP "–"
5
OP AMP "+"
6
5V INPUT
7
10V INPUT
8
COMP "+"
18
COMP "–"
17
ANALOG GND
16
DIGITAL GND
15
FREQ OUT
14
9
10
11
12
13
3
2
1
20
19
1mA
5V
REFERENCE
NC = NO CONNECT
AND
"D"
FLOP
Q
CK
D
Q
ONE
SHOT
10k
10k
16k
4k
AD652
SYNCHRONOUS
VOLTAGE-TO-FREQUENCY
CONVERTER
Figure 3. PLCC Pin Configuration
Figure 4 shows the typical up-and-down ramp integrator output
of a charge-balance VFC. After the integrator output has
crossed the comparator threshold and the output of the AND
gate has gone high, nothing happens until a negative edge of the
clock comes along to transfer the information to the output of
the D FLOP. At this point, the clock level is low, so the latch does
not change state. When the clock returns high, the latch output
goes high and drives the switch to reset the integrator; at the
same time, the latch drives the AND gate to a low output state.
On the very next negative edge of the clock, the low output state
of the AND gate is transferred to the output of the D FLOP.
When the clock returns high, the latch output goes low and
drives the switch back into the Integrate mode. At the same
time, the latch drives the AND gate to a mode where it
truthfully relays the information presented to it by the
comparator.
Because the reset pulses applied to the integrator are exactly one
clock period long, the only place where drift can occur is in a
variation of the symmetry of the switching speed with
temperature.
Since each reset pulse is identical, the AD652 SVFC produces a
very linear voltage-to-frequency transfer relation. Also, because
all reset pulses are gated by the clock, there are no problems
with dielectric absorption causing the duration of a reset pulse
to be influenced by the length of time since the last reset.


类似零件编号 - AD652JP-REEL7

制造商部件名数据表功能描述
logo
Analog Devices
AD652JP-REEL7 AD-AD652JP-REEL7 Datasheet
786Kb / 28P
   Monolithic Synchronous Voltage-to-Frequency Converter
REV. C
AD652JP-REEL7 AD-AD652JP-REEL7 Datasheet
786Kb / 28P
   Monolithic Synchronous Voltage-to-Frequency Converter
REV. C
AD652JP-REEL7 AD-AD652JP-REEL7 Datasheet
786Kb / 28P
   Monolithic Synchronous Voltage-to-Frequency Converter
REV. C
AD652JP-REEL7 AD-AD652JP-REEL7 Datasheet
631Kb / 29P
   Monolithic Synchronous Voltage-to-Frequency Converter
More results

类似说明 - AD652JP-REEL7

制造商部件名数据表功能描述
logo
Analog Devices
AD652JPZ-REEL AD-AD652JPZ-REEL Datasheet
786Kb / 28P
   Monolithic Synchronous Voltage-to-Frequency Converter
REV. C
AD652KPZ AD-AD652KPZ Datasheet
786Kb / 28P
   Monolithic Synchronous Voltage-to-Frequency Converter
REV. C
AD652 AD-AD652_15 Datasheet
786Kb / 28P
   Monolithic Synchronous Voltage-to-Frequency Converter
REV. C
AD652 AD-AD652_17 Datasheet
631Kb / 29P
   Monolithic Synchronous Voltage-to-Frequency Converter
AD652JPZ AD-AD652JPZ Datasheet
786Kb / 28P
   Monolithic Synchronous Voltage-to-Frequency Converter
REV. C
AD651 AD-AD651 Datasheet
1Mb / 16P
   Monolithic Synchronous Voltage-to-Frequency Converter
AD652KPZ-REEL AD-AD652KPZ-REEL Datasheet
786Kb / 28P
   Monolithic Synchronous Voltage-to-Frequency Converter
REV. C
AD652 AD-AD652 Datasheet
950Kb / 16P
   Monolithic Synchronous Voltage-to-Frequency Converter
REV. B
AD654 AD-AD654_17 Datasheet
410Kb / 13P
   Low Cost Monolithic Voltage-to-Frequency Converter
AD654 AD-AD654_15 Datasheet
359Kb / 12P
   Low Cost Monolithic Voltage-to-Frequency Converter
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com