数据搜索系统,热门电子元器件搜索 |
|
AD8116JST 数据表(PDF) 6 Page - Analog Devices |
|
AD8116JST 数据表(HTML) 6 Page - Analog Devices |
6 / 29 page AD8116 –5– REV. B Table II. Operation Truth Table Control Lines CE UPDATE CLK DATA IN DATA OUT RESET Operation/Comment 1 X X X X 1 No change in logic. 01 f Data i Data i-80 1 The data on the DATA IN line is loaded into the serial register. The first bit clocked into the serial register appears at DATA OUT 80 clocks later. 0 0 X X X 1 Data in the serial shift register transfers into the parallel latches that control the switch array. Latches are transparent. X X X X X 0 Asynchronous operation. All outputs are disabled. Remainder of logic is unchanged. 256 DECODE SWITCH MATRIX LE D LE D LE D LE D LE D LE D LE D LE D LE D LE D LE D LE D EN 0 LSB 12 3 EN MSB 0 LSB 12 3 EN MSB 0 CLR QQQQQQ CLR CLR Q Q QQ QQ 54 3 2 1 0 79 78 77 76 75 74 OUT14 OUT15 OUT15 OUT15 OUT15 OUT15 OUT0 OUT0 OUT0 OUT0 OUT0 OUT1 DDDDD D QQQQQ Q CLK CLK CLK CLK CLK CLK DDDDD D QQQQQ Q CLK CLK CLK CLK CLK CLK OUTPUT CH CH BIT # SERIAL BIT # DATA IN DATA OUT RESET UPDATE CE CLK OUTPUT ENABLE 16 Figure 4. Logic Diagram |
类似零件编号 - AD8116JST |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |