数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7805BRZ 数据表(PDF) 9 Page - Analog Devices

部件名 AD7805BRZ
功能描述  3.3 V to 5 V Quad/Octal 10-Bit DACs
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7805BRZ 数据表(HTML) 9 Page - Analog Devices

Back Button AD7805BRZ Datasheet HTML 5Page - Analog Devices AD7805BRZ Datasheet HTML 6Page - Analog Devices AD7805BRZ Datasheet HTML 7Page - Analog Devices AD7805BRZ Datasheet HTML 8Page - Analog Devices AD7805BRZ Datasheet HTML 9Page - Analog Devices AD7805BRZ Datasheet HTML 10Page - Analog Devices AD7805BRZ Datasheet HTML 11Page - Analog Devices AD7805BRZ Datasheet HTML 12Page - Analog Devices AD7805BRZ Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 28 page
background image
AD7804/AD7805/AD7808/AD7809
–9–
REV. A
TERMINOLOGY
Relative Accuracy
For the DACs, relative accuracy or endpoint nonlinearity is a
measure of the maximum deviation, in LSBs, from a straight
line passing through the endpoints of the DAC transfer func-
tion. Figures 32 and 33 show the linearity at 3 V and 5 V
respectively.
Differential Nonlinearity
Differential nonlinearity is the difference between the measured
change and the ideal 1 LSB change between any two adjacent
codes. A specified differential nonlinearity of
±1 LSB maxi-
mum ensures monotonicity.
Bias Offset Error
If the DACs are ideal, the output voltage of any DAC with
midscale code loaded will be equal to VBIAS where VBIAS is se-
lected by MX1 and MX0 in the control register. The DAC bias
offset error is the difference between the actual output voltage
and VBIAS, expressed in mV.
Gain Error
The difference between the actual and ideal analog output
range, expressed as a percent of full-scale range. It is the devia-
tion in slope of the DAC transfer characteristic from ideal.
Zero-Scale Error
The zero-scale error is the actual output minus the ideal output
from any DAC when zero code is loaded to the DAC. If offset
binary coding is used, the code loaded is 000Hex, and if twos
complement coding is used, a code of 200HEX is loaded to the
DAC to calculate the zero-scale error. Zero-scale error is ex-
pressed in mV.
Digital-to-Analog Glitch Impulse
Digital-to-analog glitch impulse is the impulse injected into the
analog output when the digital inputs change state with the
DAC selected and the
LDAC used to update the DAC. It is
normally specified as the area of the glitch in nV-s and is mea-
sured when the digital input code is changed by 1 LSB at the
major carry transition. Regardless of whether offset binary or twos
complement coding is used, the major carry transition occurs at
the analog output voltage change of VBIAS to VBIAS – 1 LSB
or vice versa.
Digital Feedthrough
Digital feedthrough is a measure of the impulse injected into
the analog output of a DAC from the digital inputs of the same
DAC but is measured when the DAC is not updated. It is speci-
fied in nV secs and is measured with a full-scale code change on
the data bus, i.e., from all 0s to all 1s and vice versa.
Digital Crosstalk
Digital crosstalk is the glitch impulse transferred to the output
of one converter due to a digital code change to another DAC.
It is specified in nV-s.
Analog Crosstalk
Analog crosstalk is a change in output of any DAC in response
to a change in the output of one or more of the other DACs. It
is measured in LSBs.
Power Supply Rejection Ratio (PSRR)
This specification indicates how the output of the DAC is af-
fected by changes in the power supply voltage. Power-supply
rejection ratio is quoted in terms of % change in output per %
change in VDD for full-scale output of the DAC. VDD is varied
±10%.
AD7804/AD7808 INTERFACE SECTION
The AD7804 and AD7808 are serial input devices. Three lines
control the serial interface,
FSIN, CLKIN and SDIN. The timing
diagram is shown in Figure 1.
Two mode bits (MD1 and MD0) which are DB13 and DB14 of
the serial word written to the AD7804/AD7808 are used to deter-
mine whether writing is to the DAC data registers or the control
registers of the device. These parts contain a system control
register for controlling the operation of all DACs in the package
as well as a channel control register for controlling the operation of
each individual DAC. Table I shows how to access these registers.
Table I. Register Selection Table for the AD7804/AD7808
MD1
MD0
Function
0
0
Write enable to system control register.
0
1
Write enable to channel control register.
1
X
Write enable to DAC data registers.
When the
FSIN input goes low, data appearing on the SDIN
line is clocked into the input register on each falling edge of
CLKIN. Data to be transferred to the AD7804/AD7808 is
loaded MSB first. Figure 4 shows the loading sequence for the
AD7804/AD7808 system control register, Figure 5 shows the
sequence for the channel control register write, and Figures 6
and 7 show the sequence for loading data to the Main and Sub
DAC data registers. Figure 3 shows the internal registers associ-
ated with the AD7804/AD7808 serial interface DACs. Only one
DAC structure is shown for clarity.
DATA REGISTER
8
VBIAS
INTERNAL VREF
VDD/2
REFIN
VOUT
FSIN
CLKIN
SDIN
TO ALL
CHANNELS
SINGLE
CHANNEL
DAC REGISTER
8
8-BIT DAC
(SUB DAC)
DATA REGISTER
10
DAC REGISTER
10
10-BIT DAC
(MAIN DAC)
CHANNEL
CONTROL
REGISTER
MUX
SYSTEM
CONTROL
REGISTER
16-BIT
INPUT SHIFT REGISTER
DECODER
Figure 3. AD7804/AD7808 Internal Registers


类似零件编号 - AD7805BRZ

制造商部件名数据表功能描述
logo
Analog Devices
AD7805BR AD-AD7805BR Datasheet
300Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
AD7805BR AD-AD7805BR Datasheet
257Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
AD7805BRS AD-AD7805BRS Datasheet
300Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
AD7805BRS AD-AD7805BRS Datasheet
257Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
More results

类似说明 - AD7805BRZ

制造商部件名数据表功能描述
logo
Analog Devices
AD7804 AD-AD7804 Datasheet
300Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
AD7804 AD-AD7804_15 Datasheet
257Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
AD7804BRZ AD-AD7804BRZ Datasheet
257Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
AD7805 AD-AD7805_15 Datasheet
257Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
AD7808 AD-AD7808_15 Datasheet
257Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
AD7809 AD-AD7809_15 Datasheet
257Kb / 28P
   3.3 V to 5 V Quad/Octal 10-Bit DACs
REV. A
AD7945BRZ AD-AD7945BRZ Datasheet
221Kb / 16P
   3.3 V/5 V Multiplying 12-Bit DACs
REV. B
AD7945BRZ AD-AD7945BRZ Datasheet
333Kb / 16P
   3.3 V/5 V Multiplying 12-Bit DACs
REV. B
AD7948 AD-AD7948_15 Datasheet
333Kb / 16P
   3.3 V/5 V Multiplying 12-Bit DACs
REV. B
AD7943BNZ AD-AD7943BNZ Datasheet
333Kb / 16P
   3.3 V/5 V Multiplying 12-Bit DACs
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com