数据搜索系统,热门电子元器件搜索 |
|
MC3479PG 数据表(PDF) 4 Page - ON Semiconductor |
|
MC3479PG 数据表(HTML) 4 Page - ON Semiconductor |
4 / 10 page MC3479 http://onsemi.com 4 5 Phase A + 12 V MC3479P CW / CCW F / HS OIC Clk Bias/Set 56 k 6 7 8 9 10 412 13 15 14 3 2 16 VM 1.0 k 1.0 k 1.0 k 1.0 k 1.0 k 1.0 k 4.0 k 11 L3 L4 L1 L2 0.1 mF + 12 V Figure 2. AC Test Circuit Note: tr, tf (10% to 90%) for input signals are p 25 ns. Figure 3. Bias/Set Timing (Refer to Figure 2) Bias/Set Input VM PWBS VM − 1.0 VM − 1.0 tPBSD tPBSD (High Impedance) 0 L1 − L4 Outputs PIN FUNCTION DESCRIPTION Pin # Function Symbol Description 16 Power Supply VM Power supply pin for both the logic circuit and the motor coil current. Voltage range is + 7.2 to + 16.5 V. 4, 5, 12, 13 Ground GND Ground pins for the logic circuit and the motor coil current. The physical configuration of the pins aids in dissipating heat from within the IC package. 1 Clamp Diode Voltage VD This pin is used to protect the outputs where large voltage spikes may occur as the motor coils are switched. Typically a diode is connected between this pin and Pin 16. See Figure 12. 2, 3, 14, 15 Driver Outputs L1, L2 L3, L4 High current outputs for the motor coils. L1 and L2 are connected to one coil, and L3 and L4 to the other coil. 6 Bias/Set B/S This pin is typically 0.7 volts below VM. The current out of this pin (through a resistor to ground) determines the maximum output sink current. If the pin is opened (IBS < 5.0 mA) the outputs assume a high impedance condition, while the internal logic presets to a Phase A condition. 7 Clock Clk The positive edge of the clock input switches the outputs to the next position. This input has no effect if Pin 6 is open. 9 Full/Half Step F/HS When low (Logic “0”), each clock input pulse will cause the motor to rotate one full step. When high, each clock pulse will cause the motor to rotate one−half step. See Figure 7 for sequence. 10 Clockwise/ Counterclockwise CW/CCW This input allows reversing the rotation of the motor. See Figure 7 for sequence. 8 Output Impedance Control OIC This input is relevant only in the half step mode (Pin 9 > 2.0 V). When low (Logic “0”), the two driver outputs of the non−energized coil will be in a high impedance condition. When high the same driver outputs will be at a low impedance referenced to VM. See Figure 7. 11 Phase A Ph A This open−collector output indicates (when low) that the driver outputs are in the Phase A condition (L1 = L3 = VOHD, L2 = L4 = VOLD). |
类似零件编号 - MC3479PG |
|
类似说明 - MC3479PG |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |