数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7871KP 数据表(PDF) 3 Page - Analog Devices

部件名 AD7871KP
功能描述  LC2MOS Complete 14-Bit, Sampling ADCs
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7871KP 数据表(HTML) 3 Page - Analog Devices

  AD7871KP Datasheet HTML 1Page - Analog Devices AD7871KP Datasheet HTML 2Page - Analog Devices AD7871KP Datasheet HTML 3Page - Analog Devices AD7871KP Datasheet HTML 4Page - Analog Devices AD7871KP Datasheet HTML 5Page - Analog Devices AD7871KP Datasheet HTML 6Page - Analog Devices AD7871KP Datasheet HTML 7Page - Analog Devices AD7871KP Datasheet HTML 8Page - Analog Devices AD7871KP Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
AD7871/AD7872
–3–
REV. D
TIMING CHARACTERISTICS1, 2
Limit at TMIN, TMAX
Limit at TMIN, TMAX
Parameter
(J, K, A, B Versions) (T Version)
Units
Conditions/Comments
t1
50
50
ns min
CONVST Pulse Width
t2
0
0
ns min
CS to RD Setup Time (Mode 1)
t3
60
75
ns min
RD Pulse Width
t4
0
0
ns min
CS to RD Hold Time (Mode 1)
t5
70
70
ns min
RD to INT Delay
t6
3
57
70
ns max
Data Access Time after
RD
t7
4
55
ns min
Bus Relinquish Time after
RD
50
50
ns max
t8
0
0
ns min
HBEN to
RD Setup Time
t9
0
0
ns min
HBEN to
RD Hold Time
t10
100
100
ns min
SSTRB to SCLK Falling Edge Setup Time
t11
5
440
440
ns min
SCLK Cycle Time
t12
6
155
155
ns max
SCLK to Valid Data Delay. CL = 35 pF
t13
140
150
ns max
SCLK Rising Edge to
SSTRB
20
20
ns min
t14
4
4
ns min
Bus Relinquish Time after SCLK
100
100
ns max
t15
60
60
ns min
CS to RD Setup Time (Mode 2)
t16
120
120
ns max
CS to BUSY Propagation Delay
t17
3
200
200
ns min
Data Setup Time Prior to BUSY
t18
0
0
ns min
CS to RD Hold Time (Mode 2)
t19
0
0
ns min
HBEN to
CS Setup Time
t20
0
0
ns min
HBEN to
CS Hold Time
NOTES
1Timing Specifications in bold print are 100% production tested. All other times are sample tested at +25
°C to ensure compliance. All input signals are specified with
tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
2Serial timing is measured with a 4.7 k
Ω pull-up resistor on SDATA and SSTRB and a 2 kΩ pull-up resistor on SCLK. The capacitance on all three outputs is 35 pF.
3t
6 and t17 are measured with the load circuits of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.
4t
7 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t 7, quoted in the Timing Characteristics is the true bus relinquish
time of the part and is independent of bus loading.
5SCLK mark/space ratio (measured from a voltage level of 1.6 V) is 40/60 to 60/40.
6SDATA will drive higher capacitive loads, but this will add to t
12 since it increases the external RC time constant (4.7 k Ω//CL) and hence the time to reach 2.4 V.
Specifications subject to change without notice.
WARNING!
ESD SENSITIVE DEVICE
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD7871/AD7872 features proprietary ESD protection circuitry, permanent dam-
age may occur on devices subjected to high energy electrostatic discharges. Therefore, proper
ESD precautions are recommended to avoid performance degradation or loss of functionality.
ABSOLUTE MAXIMUM RATINGS*
VDD to AGND . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
VSS to AGND . . . . . . . . . . . . . . . . . . . . . . . . . +0.3 V to –7 V
AGND to DGND . . . . . . . . . . . . . . . . –0.3 V to VDD + 0.3 V
VIN to AGND . . . . . . . . . . . . . . . . VSS –0.3 V to VDD + 0.3 V
REF OUT, CREF to AGND . . . . . . . . . . . . . . . . . . 0 V to VDD
Digital Inputs to DGND . . . . . . . . . . . –0.3 V to VDD + 0.3 V
Digital Outputs to DGND . . . . . . . . . . –0.3 V to VDD + 0.3 V
Operating Temperature Range
Commercial (J, K Versions) . . . . . . . . . . . . . . 0
°C to +70°C
Industrial (A, B Versions) . . . . . . . . . . . . . –40
°C to +85°C
Extended (T Version) . . . . . . . . . . . . . . . –55
°C to +125°C
Storage Temperature Range . . . . . . . . . . . . –65
°C to +150°C
Lead Temperature (Soldering, 10 sec) . . . . . . . . . . . . +300
°C
Power Dissipation (Any Package) to +75
°C . . . . . . . . 450 mW
Derates above +75
°C by . . . . . . . . . . . . . . . . . . . . . 6 mW/°C
*Stresses above those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. This is a stress rating only; functional operation
of the device at these or any other conditions above those listed in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
Figure 1. Load Circuit for Access Time
Figure 2. Load Circuit for Output Float Delay
(VDD = +5 V
5%, VSS = –5 V
5%, AGND = DGND = O V. See Figures 9, 10, 11 and 12.)


类似零件编号 - AD7871KP

制造商部件名数据表功能描述
logo
Analog Devices
AD7871KP AD-AD7871KP Datasheet
344Kb / 16P
   LC2MOS Complete 14-Bit, Sampling ADCs
REV. D
More results

类似说明 - AD7871KP

制造商部件名数据表功能描述
logo
Analog Devices
AD7872KRZ-REEL AD-AD7872KRZ-REEL Datasheet
324Kb / 16P
   LC2MOS Complete 14-Bit, Sampling ADCs
REV. D
AD7871 AD-AD7871 Datasheet
344Kb / 16P
   LC2MOS Complete 14-Bit, Sampling ADCs
REV. D
AD7870 AD-AD7870 Datasheet
331Kb / 20P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. B
AD7875KNZ AD-AD7875KNZ Datasheet
621Kb / 28P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7871 AD-AD7871_15 Datasheet
324Kb / 16P
   LC MOS Complete 14-Bit, Sampling ADCs
REV. D
AD7872 AD-AD7872_15 Datasheet
324Kb / 16P
   LC MOS Complete 14-Bit, Sampling ADCs
REV. D
AD7840 AD-AD7840 Datasheet
338Kb / 16P
   LC2MOS Complete 14-Bit DAC
REV. B
AD7884 AD-AD7884 Datasheet
319Kb / 16P
   LC2MOS 16-Bit, High Speed Sampling ADCs
REV. C
AD7870A AD-AD7870A Datasheet
250Kb / 12P
   LC2MOS Complete, 12-Bit, 100 kHz , Sampling ADC
REV. 0
AD7244JRZ AD-AD7244JRZ Datasheet
283Kb / 12P
   LC2MOS Dual, Complete, 12-Bit/14-Bit Serial DACs
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com