数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7677 数据表(PDF) 5 Page - Analog Devices

部件名 AD7677
功能描述  18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7677 数据表(HTML) 5 Page - Analog Devices

  AD7677 Datasheet HTML 1Page - Analog Devices AD7677 Datasheet HTML 2Page - Analog Devices AD7677 Datasheet HTML 3Page - Analog Devices AD7677 Datasheet HTML 4Page - Analog Devices AD7677 Datasheet HTML 5Page - Analog Devices AD7677 Datasheet HTML 6Page - Analog Devices AD7677 Datasheet HTML 7Page - Analog Devices AD7677 Datasheet HTML 8Page - Analog Devices AD7677 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 28 page
background image
AD7674
Rev. A | Page 5 of 28
TIMING SPECIFICATIONS
Table 3. –40°C to +85°C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.
Parameter
Symbol
Min
Typ
Max
Unit
Refer to Figure 34 and Figure 35
Convert Pulsewidth
t1
10
ns
Time between Conversions (Warp Mode/Normal Mode/Impulse Mode)1
t2
1.25/1.5/1.75
μs
CNVST LOW to BUSY HIGH Delay
t3
35
ns
BUSY HIGH All Modes Except Master Serial Read after Convert
(Warp Mode/Normal Mode/Impulse Mode)
t4
1/1.25/1.5
μs
Aperture Delay
t5
2
ns
End of Conversion to BUSY LOW Delay
t6
10
ns
Conversion Time (Warp Mode/Normal Mode/Impulse Mode)
t7
1/1.25/1.5
μs
Acquisition Time
t8
250
ns
RESET Pulsewidth
t9
10
ns
Refer to Figure 36, Figure 37, and Figure 38 (Parallel Interface Modes)
CNVST LOW to Data Valid Delay (Warp Mode/Normal Mode/Impulse Mode)
t10
1/1.25/1.5
μs
Data Valid to BUSY LOW Delay
t11
20
ns
Bus Access Request to Data Valid
t12
45
ns
Bus Relinquish Time
t13
5
15
ns
Refer to Figure 40 and Figure 41 (Master Serial Interface Modes) 2
CS LOW to SYNC Valid Delay
t14
10
ns
CS LOW to Internal SCLK Valid Delay
t15
10
ns
CS LOW to SDOUT Delay
t16
10
ns
CNVST LOW to SYNC Delay (Warp Mode/Normal Mode/Impulse Mode)
t17
25/275/525
ns
SYNC Asserted to SCLK First Edge Delay3
t18
3
ns
Internal SCLK Period3
t19
25
40
ns
Internal SCLK HIGH3
t20
12
ns
Internal SCLK LOW3
t21
7
ns
SDOUT Valid Setup Time3
t22
4
ns
SDOUT Valid Hold Time3
t23
2
ns
SCLK Last Edge to SYNC Delay3
t24
3
CS HIGH to SYNC HI-Z
t25
10
ns
CS HIGH to Internal SCLK HI-Z
t26
10
ns
CS HIGH to SDOUT HI-Z
t27
10
ns
BUSY HIGH in Master Serial Read after Convert3
t28
Table 4
CNVST LOW to SYNC Asserted Delay
(Warp Mode/Normal Mode/Impulse Mode)
t29
1/1.25/1.5
μs
SYNC Deasserted to BUSY LOW Delay
t30
25
ns
Refer to Figure 42 and Figure 43 (Slave Serial Interface Modes)
External SCLK Setup Time
t31
5
ns
External SCLK Active Edge to SDOUT Delay
t32
3
18
ns
SDIN Setup Time
t33
5
ns
SDIN Hold Time
t34
5
ns
External SCLK Period
t35
25
ns
External SCLK HIGH
t36
10
ns
External SCLK LOW
t37
10
ns
1In Warp mode only, the maximum time between conversions is 1 ms; otherwise, there is no required maximum time.
2In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load CL of 10 pF; otherwise, the load is 60 pF maximum.
3In Serial Master Read during Convert mode. See Table 4 for Serial Master Read after Convert mode.


类似零件编号 - AD7677

制造商部件名数据表功能描述
logo
Analog Devices
AD7677 AD-AD7677 Datasheet
336Kb / 23P
   16-Bit 1 MSPS SAR Unipolar ADC with Ref
REV. PrA
AD7677 AD-AD7677 Datasheet
355Kb / 23P
   16-Bit, 570 kSPS CMOS ADC
REV. C
AD7677 AD-AD7677 Datasheet
322Kb / 20P
   16-Bit, 1 LSB INL, 1 MSPS Differential ADC
REV. 0
AD7677 AD-AD7677 Datasheet
804Kb / 28P
   16-Bit 500 kSPS PulSARTM Unipolar ADC with Reference
Rev. 0
AD7677 AD-AD7677 Datasheet
818Kb / 32P
   16-Bit, 750 kSPS, Unipolar/Bipolar Programmable Input PulSAR ADC
REV. 0
More results

类似说明 - AD7677

制造商部件名数据表功能描述
logo
Analog Devices
AD7674 AD-AD7674_15 Datasheet
1,012Kb / 28P
   18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
REV. A
AD7674 AD-AD7674_17 Datasheet
587Kb / 29P
   18-Bit, 2.5 LSB INL, 800 kSPS, SAR ADC
AD7674 AD-AD7674 Datasheet
1Mb / 28P
   18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
REV. 0
AD7674AST AD-AD7674AST Datasheet
983Kb / 28P
   18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
Rev. A
AD7679 AD-AD7679 Datasheet
556Kb / 28P
   18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC
REV. 0
AD7678 AD-AD7678_15 Datasheet
362Kb / 28P
   18-Bit, 2.5 LSB INL, 100 kSPS SAR ADC
REV. A
AD7679 AD-AD7679_15 Datasheet
620Kb / 28P
   18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC
REV. A
AD7679ASTZ AD-AD7679ASTZ Datasheet
620Kb / 28P
   18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC
REV. A
AD7678 AD-AD7678 Datasheet
437Kb / 29P
   18-Bit, 2.5 LSB INL, 100 kSPS SAR ADC
AD7679 AD-AD7679_17 Datasheet
506Kb / 29P
   18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com