TDA9330H datasheet(2/56 Pages) NXP

部件名	TDA9330H

功能描述	I2C-bus controlled TV display processors

Download	56 Pages

Scroll/Zoom	100%

制造商	NXP [NXP Semiconductors]

网页	http://www.nxp.com

标志

2 / 56 page

2002 Jun 04

2

Philips Semiconductors

Preliminary speciﬁcation

I2C-bus controlled TV display processors

TDA933xH series

FEATURES

Available in all ICs:

• Can be used in both single scan (50 or 60 Hz) and

double scan (100 or 120 Hz) applications

• YUV input and linear RGB input with fast blanking

• Separate OSD/text input with fast blanking or blending

• Black stretching of non-standard luminance signals

• Switchable matrix for the colour difference signals

• RGB control circuit with Continuous Cathode Calibration

(CCC), plus white point and black level offset

adjustment

• Blue stretch circuit which offsets colours near white

towards blue

• Internal clock generation for the deflection processing,

which is synchronized by a 12 MHz ceramic resonator

oscillator

• Horizontal synchronization with two control loops and

alignment-free horizontal oscillator

• Slow start and slow stop of the horizontal drive pulses

• Low-power start-up option for the horizontal drive circuit

• Vertical count-down circuit

• Vertical driver optimized for DC-coupled vertical output

stages

• Vertical and horizontal geometry processing

• Horizontal and vertical zoom possibility and vertical

scroll function for application with 16 : 9 picture tubes

• Horizontal parallelogram and bow correction

• I2C-bus control of various functions

• Low dissipation.

GENERAL DESCRIPTION

The TDA933xH series are display processors for

‘High-end’ television receivers which contain the following

functions:

• RGB control processor with Y, U and V inputs, a linear

RGB input for SCART or VGA signals with fast blanking,

a linear RGB input for OSD and text signals with a fast

blanking or blending option and an RGB output stage

with black current stabilization, which is realized with the

CCC (2-point black current measurement) system.

• Programmable deflection processor with internal clock

generation, which generates the drive signals for the

horizontal, East-West (E-W) and vertical deflection.

The circuit has various features that are attractive for the

application of 16 : 9 picture tubes.

• The circuit can be used in both single scan (50 or 60 Hz)

and double scan (100 or 120 Hz) applications.

In addition to these functions, the TDA9331H and

TDA9332H have a multi-sync function for the horizontal

PLL, with a frequency range from 30 to 50 kHz (2fH mode)

or 15 to 25 kHz (1fH mode), so that the ICs can also be

used to display SVGA signals.

The supply voltage of the ICs is 8 V. They are each

contained in a 44-pin QFP package.

ORDERING INFORMATION

TYPE

NUMBER

PACKAGE

NAME

DESCRIPTION

VERSION

TDA9330H

QFP44

plastic quad ﬂat package; 44 leads (lead length 1.3 mm);

body 10

× 10 × 1.75 mm

SOT307-2

TDA9331H

TDA9332H

类似零件编号 - TDA9330H

制造商	部件名	数据表	功能描述
NXP Semiconductors	TDA933XH	230Kb / 56P	I2C-bus controlled TV display processors 2000 May 08

More results

类似说明 - TDA9330H

制造商	部件名	数据表	功能描述
NXP Semiconductors	TDA933XH	230Kb / 56P	I2C-bus controlled TV display processors 2000 May 08
	TDA8376	249Kb / 44P	I2C-bus controlled PAL/NTSC TV processors 1996 Jan 26
	TDA884X	419Kb / 68P	I2C-bus controlled PAL/NTSC/SECAM TV processors December 16, 1997
	TDA837X	451Kb / 72P	I2C-bus controlled economy PAL/NTSC and NTSC TV-processors 1997 Jul 01
	TDA9321H	249Kb / 44P	I2C-bus controlled TV input processor 1998 Dec 16
Integral Corp.	ILA8842	159Kb / 14P	I2C BUS CONTROLLED SINGLE CHIP TV-RECEIVER
KODENSHI_AUK CORP.	KKA8842	363Kb / 15P	I2C BUS CONTROLLED SINGLE CHIP TV-RECEIVER
NXP Semiconductors	TDA8366	414Kb / 48P	I2C-bus controlled PAL/NTSC TV processor January 1995
List of Unclassifed Man...	NT6828	1Mb / 31P	I2C Bus Controlled On-Screen Display
STMicroelectronics	STV223XD	1Mb / 76P	I2C BUS-CONTROLLED MULTISTANDARD SINGLE CHIP TV PROCESSOR