数据搜索系统,热门电子元器件搜索 |
|
HCPL-2601 数据表(PDF) 9 Page - AVAGO TECHNOLOGIES LIMITED |
|
HCPL-2601 数据表(HTML) 9 Page - AVAGO TECHNOLOGIES LIMITED |
9 / 16 page 9 Notes: 1. Bypassing of the power supply line is required, with a 0.1 µF ceramic disc capacitor adjacent to each optocoupler as illustrated in Figure 15. Total lead length between both ends of the capacitor and the isolator pins should not exceed 20 mm. 2. Device considered a two terminal device: pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together. 3. The tPLH propagation delay is measured from the 3.75 mA point on the falling edge of the input pulse to the 1.5 V point on the rising edge of the output pulse. 4. The tPHL propagation delay is measured from the 3.75 mA point on the rising edge of the input pulse to the 1.5 V point on the falling edge of the output pulse. 5. The tELH enable propagation delay is measured from the 1.5 V point on the falling edge of the enable input pulse to the 1.5 V point on the rising edge of the output pulse. 6. The tEHL enable propagation delay is measured from the 1.5 V point on the rising edge of the enable input pulse to the 1.5 V point on the falling edge of the output pulse. 7. CMH is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state (i.e., VOUT > 2.0 V). 8. CML is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state (i.e., VOUT < 0.8 V). 9. For sinusoidal voltages, |dvCM| –––––– = πf CMVCM (p-p) dt max 10. No external pull up is required for a high logic state on the enable input. If the VE pin is not used, tying VE to VCC will result in improved CMR performance. 11. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage of ≥ 4500 for one second (leakage detection current limit, Ii-o ≤ 5 µA). 12. tPSK is equal to the worst case difference in tPHL and/or tPLH that will be seen between units at any given temperature within the operating condition range. 13. See application section titled “Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew” for more information. Figure 1. Typical high level output current vs. temperature. Figure 2. Typical low level output voltage vs. temperature. Figure 3. Typical input characteristics. 1.0 020 3040 60 II – INPUT CURRENT – mA 10 50 1.2 1.4 1.6 1.8 2.0 2.2 2.4 2.6 25°C 70°C 0°C Figure 5. Typical low level output current vs. temperature. Figure 4. Typical output voltage vs. forward input current. 1 6 2 3 4 5 12 3 4 5 6 IF – FORWARD INPUT CURRENT – mA RL = 350 Ω RL = 1 KΩ RL = 4 KΩ 0 0 VCC = 5 V TA = 25 °C -60 0 TA – TEMPERATURE – °C 100 10 15 -20 5 20 VCC = 5.5 V VO = 5.5 V VE = 2 V II = 250 µA 60 -40 0 40 80 VCC = 5.5 V VE = 2 V II = 5 mA 0.5 0.4 -60 -20 20 60 100 TA – TEMPERATURE – °C 0.3 80 40 0 -40 0.1 0.2 IO = 16 mA IO = 12.8 mA IO = 9.6 mA IO = 6.4 mA VCC = 5 V VE = 2 V VOL = 0.6 V 70 60 -60 -20 20 60 100 TA – TEMPERATURE – °C 50 80 40 0 -40 20 40 II = 10-15 mA II = 5.0 mA |
类似零件编号 - HCPL-2601 |
|
类似说明 - HCPL-2601 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |