数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7828UE 数据表(PDF) 9 Page - Analog Devices

部件名 AD7828UE
功能描述  LC2MOS High Speed 4- and 8-Channel 8-Bit ADCs
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7828UE 数据表(HTML) 9 Page - Analog Devices

Back Button AD7828UE Datasheet HTML 5Page - Analog Devices AD7828UE Datasheet HTML 6Page - Analog Devices AD7828UE Datasheet HTML 7Page - Analog Devices AD7828UE Datasheet HTML 8Page - Analog Devices AD7828UE Datasheet HTML 9Page - Analog Devices AD7828UE Datasheet HTML 10Page - Analog Devices AD7828UE Datasheet HTML 11Page - Analog Devices AD7828UE Datasheet HTML 12Page - Analog Devices AD7828UE Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 16 page
background image
AD7824/AD7828
REV. F
–9–
MODE 0
Figure 14 shows the timing diagram for Mode 0 operation. This
mode can only be used for microprocessors that have a WAIT
state facility, whereby a READ instruction cycle can be extended
to accommodate slow memory devices. A READ operation brings
CS and RD low, which starts a conversion. The analog multiplexer
address inputs must remain valid while
CS and RD are low. The
data bus (DB7–DB0) remains in the three-state condition until
conversion is complete. There are two converter status outputs on
the AD7824/AD7828, interrupt (
INT) and ready (RDY), which
can be used to drive the microprocessor READY/WAIT input.
The RDY is an open-drain output (no internal pull-up device) that
goes low on the falling edge of
CS and goes high impedance at the
end of conversion when the 8-bit conversion result appears on the
data outputs. If the RDY status is not required, the external
pull-up resistor can be omitted and the RDY output tied to GND.
The
INT goes low when conversion is complete and returns high
on the rising edge of
CS or RD.
MODE 1
Mode 1 operation is designed for applications where the micropro-
cessor is not forced into a WAIT state. A READ operation takes
CS and RD low, which triggers a conversion (see Figure 15). The
multiplexer address inputs are latched on the rising edge of
RD.
Data from the previous conversion is read from the three-state
data outputs (DB7–DB0). This data may be disregarded if not
required. Note that the RDY output (open drain output) does
not provide any status information in this mode and must be
connected to GND. At the end of conversion,
INT goes low. A
second READ operation is required to access the new conversion
result. This READ operation latches a new address into the multi-
plexer inputs and starts another conversion.
INT returns high at the
end of the second READ operation, when
CS or RD returns high.
A delay of 2.5
µs must be allowed between READ operations.
CS
RD
ANALOG
CHANNEL
ADDRESS
RDY
INT
DATA
tCSS
tAS
tRDY
tCRD
tACC2
tDH
tINTH
tAH
tAS
tP
tCSS
tCSH
ADDRESS
VALID
ADDRESS
VALID
DATA
VALID
HIGH IMPEDANCE
Figure 14. Mode 0 Timing Diagram
CS
RD
ANALOG
CHANNEL
ADDRESS
INT
DATA
tCSS
tAS
ADDRESS
VALID
OLD
VALID
ADDRESS
VALID
NEW
VALID
tCSH
tAH
tRD
tCRD
tINTH
tACC1
tDH
tACC1
tDH
tINTH
tAH
tAS
tP
tCSS
tRD
tCSH
Figure 15. Mode 1 Timing Diagram


类似零件编号 - AD7828UE

制造商部件名数据表功能描述
logo
Analog Devices
AD7828UE AD-AD7828UE Datasheet
270Kb / 16P
   LC2MOS High Speed 4- & 8-Channel 8-Bit ADCs
REV. F
AD7828UE AD-AD7828UE Datasheet
275Kb / 16P
   LC MOS High Speed 4- and 8-Channel 8-Bit ADCs
REV. F
AD7828UE AD-AD7828UE Datasheet
215Kb / 16P
   LC2MOS High Speed 4- and 8-Channel 8-Bit ADCs
REV. F
AD7828UE/883B AD-AD7828UE/883B Datasheet
270Kb / 16P
   LC2MOS High Speed 4- & 8-Channel 8-Bit ADCs
REV. F
More results

类似说明 - AD7828UE

制造商部件名数据表功能描述
logo
Analog Devices
AD7828KPZ AD-AD7828KPZ Datasheet
276Kb / 16P
   LC2MOS High Speed 4- and 8-Channel 8-Bit ADCs
REV. F
AD7824KR-REEL AD-AD7824KR-REEL Datasheet
276Kb / 16P
   LC2MOS High Speed 4- and 8-Channel 8-Bit ADCs
REV. F
AD7824KNZ AD-AD7824KNZ Datasheet
215Kb / 16P
   LC2MOS High Speed 4- and 8-Channel 8-Bit ADCs
REV. F
AD7824 AD-AD7824 Datasheet
270Kb / 16P
   LC2MOS High Speed 4- & 8-Channel 8-Bit ADCs
REV. F
AD7776 AD-AD7776_02 Datasheet
550Kb / 12P
   LC2MOS, High Speed 1-,4-,and 8-Channel 10-Bit ADCs
REV. A
AD7776 AD-AD7776 Datasheet
220Kb / 12P
   LC2MOS, High Speed 1-, 4- & 8-Channel 10-Bit ADCs
REV. 0
AD7824 AD-AD7824_15 Datasheet
276Kb / 16P
   LC MOS High Speed 4- and 8-Channel 8-Bit ADCs
REV. F
AD7828 AD-AD7828_15 Datasheet
276Kb / 16P
   LC MOS High Speed 4- and 8-Channel 8-Bit ADCs
REV. F
AD7824KRZ AD-AD7824KRZ Datasheet
275Kb / 16P
   LC MOS High Speed 4- and 8-Channel 8-Bit ADCs
REV. F
AD7778 AD-AD7778_15 Datasheet
550Kb / 12P
   LC MOS High Speed 1. 4 and 8 Channel 10 Bit ADCs
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com