数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7711SQ 数据表(PDF) 7 Page - Analog Devices

部件名 AD7711SQ
功能描述  LC2MOS Signal Conditioning ADC with RTD Excitation Currents
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7711SQ 数据表(HTML) 7 Page - Analog Devices

Back Button AD7711SQ Datasheet HTML 3Page - Analog Devices AD7711SQ Datasheet HTML 4Page - Analog Devices AD7711SQ Datasheet HTML 5Page - Analog Devices AD7711SQ Datasheet HTML 6Page - Analog Devices AD7711SQ Datasheet HTML 7Page - Analog Devices AD7711SQ Datasheet HTML 8Page - Analog Devices AD7711SQ Datasheet HTML 9Page - Analog Devices AD7711SQ Datasheet HTML 10Page - Analog Devices AD7711SQ Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 28 page
background image
2
REV.G
AD7711
–7–
PIN FUNCTION DESCRIPTIONS
Pin
Mnemonic
Function
1
SCLK
Serial Clock. Logic input/output, depending on the status of the MODE pin. When MODE is high, the
device is in its self-clocking mode, and the SCLK pin provides a serial clock output. This SCLK becomes
active when
RFS or TFS goes low, and goes high impedance when either RFS or TFS returns high or when
the device has completed transmission of an output word. When MODE is low, the device is in its external
clocking mode and the SCLK pin acts as an input. This input serial clock can be a continuous clock with all
data transmitted in a continuous train of pulses. Alternatively, it can be a noncontinuous clock with the
information being transmitted to the AD7711 in smaller batches of data.
2
MCLK IN
Master Clock Signal for the Device. This can be provided in the form of a crystal or external clock. A crystal can
be tied across the MCLK IN and MCLK OUT pins. Alternatively, the MCLK IN pin can be driven with a
CMOS-compatible clock and MCLK OUT left unconnected. The clock input frequency is nominally 10 MHz.
3
MCLK OUT
When the master clock for the device is a crystal, the crystal is connected between MCLK IN and MCLK OUT.
4A0Address Input. With this input low, reading and writing to the device is to the control register. With this input
high, access is to either the data register or the calibration registers.
5
SYNC
Logic Input. Allows for synchronization of the digital filters when using a number of AD7711s. It resets
the nodes of the digital filter.
6
MODE
Logic Input. When this pin is high, the device is in its self-clocking mode; with this pin low, the device is in its
external clocking mode.
7
AIN1(+)
Analog Input Channel 1. Positive input of the programmable gain differential analog input. The AIN1(+) input
is connected to an output current source that can be used to check that an external transducer has burned out
or gone open circuit. This output current source can be turned on/off via the control register.
8
AIN1(–)
Analog Input Channel 1. Negative input of the programmable gain differential analog input.
9
RTD1
Constant Current Output. A nominal 200
mA constant current is provided at this pin; this current can be
used as the excitation current for RTDs. This current can be turned on or off via the control register.
10
RTD2
Constant Current Output. A nominal 200
mA constant current is provided at this pin; this current can be
used as the excitation current for RTDs. This current can be turned on or off via the control register, and
can be used to eliminate lead resistance errors in 3-wire RTD configurations.
11
VSS
Analog Negative Supply, 0 V to –5 V. Tied to AGND for single-supply operation. The input voltage on AIN1
or AIN2 should not go > 30 mV negative w.r.t. VSS for correct operation of the device.
12
AVDD
Analog Positive Supply Voltage, 5 V to 10 V.
13
VBIAS
Input Bias Voltage. This input voltage should be set such that VBIAS + 0.85
¥ VREF < AVDD and VBIAS – 0.85
¥ VREF > VSS where VREF is REF IN(+) – REF IN(–). Ideally, this should be tied halfway between AVDD
and VSS. Thus with AVDD = 5 V and VSS = 0 V, it can be tied to REF OUT; with AVDD = +5 V and
VSS = –5 V, it can be tied to AGND; with AVDD = 10 V, it can be tied to 5 V.
14
REF IN(–)
Reference Input. The REF IN(–) can lie anywhere between AVDD and VSS provided REF IN(+) is greater
than REF IN(–).
15
REF IN(+)
Reference Input. The reference input is differential provided REF IN(+) is greater than REF IN(–).
REF IN(+) can lie anywhere between AVDD and VSS.
16
REF OUT
Reference Output. The internal 2.5 V reference is provided at this pin. This is a single-ended output
that is referred to AGND. It is a buffered output capable of providing 1 mA to an external load.
17
AIN2
Analog Input Channel 2. Single-ended programmable gain analog input.
18
AGND
Ground Reference Point for Analog Circuitry.
19
TFS
Transmit Frame Synchronization. Active low logic input used to write serial data to the device with serial
data expected after the falling edge of this pulse. In the self-clocking mode, the serial clock becomes active
after
TFS goes low. During a write operation to the AD7711, the SDATA line should not return to high
impedance until after
TFS returns high.


类似零件编号 - AD7711SQ

制造商部件名数据表功能描述
logo
Analog Devices
AD7711SQ AD-AD7711SQ Datasheet
242Kb / 28P
   LC2MOS Signal Conditioning ADC with RTD Excitation Currents
REV. F
AD7711SQ AD-AD7711SQ Datasheet
301Kb / 28P
   LC2MOS Signal Conditioning ADC with RTD Excitation Currents
REV. G
AD7711SQ AD-AD7711SQ Datasheet
354Kb / 29P
   Signal Conditioning ADC
More results

类似说明 - AD7711SQ

制造商部件名数据表功能描述
logo
Analog Devices
AD7711 AD-AD7711 Datasheet
242Kb / 28P
   LC2MOS Signal Conditioning ADC with RTD Excitation Currents
REV. F
AD7711ANZ AD-AD7711ANZ Datasheet
301Kb / 28P
   LC2MOS Signal Conditioning ADC with RTD Excitation Currents
REV. G
AD7711A AD-AD7711A Datasheet
222Kb / 27P
   LC2MOS Signal Conditioning ADC with RTD Current Source
REV. C
AD7712 AD-AD7712 Datasheet
229Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. E
AD7712 AD-AD7712_04 Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7712ANZ AD-AD7712ANZ Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7712ARZ AD-AD7712ARZ Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7712ANZ AD-AD7712ANZ Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7713ARZ AD-AD7713ARZ Datasheet
271Kb / 28P
   LC2MOS Loop-Powered Signal Conditioning ADC
REV. D
AD7713ARZ AD-AD7713ARZ Datasheet
271Kb / 28P
   LC2MOS Loop-Powered Signal Conditioning ADC
REV. D
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com