数据搜索系统,热门电子元器件搜索 |
|
ADV202BBCZRL-115 数据表(PDF) 6 Page - Analog Devices |
|
ADV202BBCZRL-115 数据表(HTML) 6 Page - Analog Devices |
6 / 40 page ADV202 Data Sheet Rev. D | Page 6 of 40 CLOCK AND RESET SPECIFICATIONS Table 3. Parameter Description Min Typ Max Unit t MCLK MCLK1 Period 13.3 100 ns t MCLKL MCLK Width Low 6 ns t MCLKH MCLK Width High 6 ns t VCLK VCLK Period 13.4 50 ns t VCLKL VCLK Width Low 5 ns t VCLKH VCLK Width High 5 ns t RST RESET Width Low 5 MCLK cycles 1 For a definition of MCLK, see the PLL section. MCLK VCLK tMCLK tMCLKH tMCLKL tVCLK tVCLKH tVCLKL Figure 2. Input Clock |
类似零件编号 - ADV202BBCZRL-115 |
|
类似说明 - ADV202BBCZRL-115 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |