数据搜索系统,热门电子元器件搜索 |
|
AD7671 数据表(PDF) 6 Page - Analog Devices |
|
AD7671 数据表(HTML) 6 Page - Analog Devices |
6 / 28 page AD7654 Rev. B | Page 6 of 28 Parameter Symbol Min Typ Max Unit SLAVE SERIAL INTERFACE MODES (see Figure 32 and Figure 33) External SCLK Setup Time t38 5 ns External SCLK Active Edge to SDOUT Delay t39 3 18 ns SDIN Setup Time t40 5 ns SDIN Hold Time t41 5 ns External SCLK Period t42 25 ns External SCLK High t43 10 ns External SCLK Low t44 10 ns 1 In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load CL of 10 pF; otherwise CL is 60 pF maximum. 2 In serial master read during convert mode. See Table 4 for serial master read after convert mode. Table 4. Serial Clock Timings in Master Read After Convert DIVSCLK[1] 0 0 1 1 DIVSCLK[0] Symbol 0 1 0 1 Unit SYNC to SCLK First Edge Delay Minimum t25 3 17 17 17 ns Internal SCLK Period Minimum t26 25 50 100 200 ns Internal SCLK Period Typical t26 40 70 140 280 ns Internal SCLK High Minimum t27 12 22 50 100 ns Internal SCLK Low Minimum t28 7 21 49 99 ns SDOUT Valid Setup Time Minimum t29 4 18 18 18 ns SDOUT Valid Hold Time Minimum t30 2 4 30 80 ns SCLK Last Edge to SYNC Delay Minimum t31 1 3 30 80 ns Busy High Width Maximum (Normal) t35 3.25 4.25 6.25 10.75 μs Busy High Width Maximum (Impulse) t35 3.5 4.5 6.5 11 μs |
类似零件编号 - AD7671 |
|
类似说明 - AD7671 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |