数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD5621ACPZ-RL7 数据表(PDF) 6 Page - Analog Devices

部件名 AD5621ACPZ-RL7
功能描述  2.7 V to 5.5 V, <100 關A, 8-/10-/12-Bit nanoDAC, SPI Interface in LFCSP and SC70
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD5621ACPZ-RL7 数据表(HTML) 6 Page - Analog Devices

Back Button AD5621ACPZ-RL7 Datasheet HTML 2Page - Analog Devices AD5621ACPZ-RL7 Datasheet HTML 3Page - Analog Devices AD5621ACPZ-RL7 Datasheet HTML 4Page - Analog Devices AD5621ACPZ-RL7 Datasheet HTML 5Page - Analog Devices AD5621ACPZ-RL7 Datasheet HTML 6Page - Analog Devices AD5621ACPZ-RL7 Datasheet HTML 7Page - Analog Devices AD5621ACPZ-RL7 Datasheet HTML 8Page - Analog Devices AD5621ACPZ-RL7 Datasheet HTML 9Page - Analog Devices AD5621ACPZ-RL7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 24 page
background image
AD5601/AD5611/AD5621
Data Sheet
Rev. G | Page 6 of 24
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Figure 3. 6-Lead SC70 Pin Configuration
Figure 4. 6-Lead LFCSP Pin Configuration
Table 5. Pin Function Descriptions
SC70
Pin No.
LFCSP
Pin No.
Mnemonic
Description
1
4
SYNC
Level-Triggered Control Input (Active Low). This is the frame synchronization signal for the input
data. When SYNC goes low, it enables the input shift register, and data is transferred in on the falling
edges of the clocks that follow. The DAC is updated following the 16th clock cycle, unless SYNC is
taken high before this edge, in which case the rising edge of SYNC acts as an interrupt and the write
sequence is ignored by the DAC.
2
2
SCLK
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock
input. Data can be transferred at rates up to 30 MHz.
3
3
SDIN
Serial Data Input. This device has a 16-bit shift register. Data is clocked into the register on the falling
edge of the serial clock input.
4
1
VDD
Power Supply Input. The AD5601/AD5611/AD5621 can be operated from 2.7 V to 5.5 V. VDD should be
decoupled to GND.
5
5
GND
Ground. Ground reference point for all circuitry on the AD5601/AD5611/AD5621.
6
6
VOUT
Analog Output Voltage from the DAC. The output amplifier has rail-to-rail operation.
EP
Exposed Pad. Connect to GND.
AD5601/
AD5611/
AD5621
TOP VIEW
(Not to Scale)
VOUT
SYNC
1
6
GND
SCLK
2
5
SDIN
VDD
3
4
1
VDD
3
SDIN
2
SCLK
NOTES:
1. CONNECT THE EXPOSED PAD TO GND.
6 VOUT
5 GND
4 SYNC
TOP VIEW
(Not to Scale)
AD5601/
AD5611/
AD5621


类似零件编号 - AD5621ACPZ-RL7

制造商部件名数据表功能描述
logo
Analog Devices
AD5621ACPZ-RL7 AD-AD5621ACPZ-RL7 Datasheet
541Kb / 24P
   2.7 V to 5.5 V, <100 關A, 8-/10-/12-Bit nanoDAC
Rev. F
AD5621ACPZ-RL7 AD-AD5621ACPZ-RL7 Datasheet
577Kb / 21P
   8-/10-/12-Bit nanoDAC, SPI Interface
More results

类似说明 - AD5621ACPZ-RL7

制造商部件名数据表功能描述
logo
Analog Devices
AD5621AKSZ AD-AD5621AKSZ Datasheet
466Kb / 24P
   2.7 V to 5.5 V, <100 關A, 8-/10-/12-Bit nanoDAC, SPI Interface in LFCSP and SC70
Rev. G
AD5611 AD-AD5611_15 Datasheet
466Kb / 24P
   2.7 V to 5.5 V, 100 A, 8-/10-/12-Bit nanoDAC, SPI Interface in LFCSP and SC70
Rev. G
AD5621 AD-AD5621_15 Datasheet
466Kb / 24P
   2.7 V to 5.5 V, 100 A, 8-/10-/12-Bit nanoDAC, SPI Interface in LFCSP and SC70
Rev. G
AD5601 AD-AD5601_15 Datasheet
466Kb / 24P
   2.7 V to 5.5 V, 100 A, 8-/10-/12-Bit nanoDAC, SPI Interface in LFCSP and SC70
Rev. G
AD5601 AD-AD5601 Datasheet
599Kb / 20P
   2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package
Rev. PrC
AD5601 AD-AD5601_12 Datasheet
541Kb / 24P
   2.7 V to 5.5 V, <100 關A, 8-/10-/12-Bit nanoDAC
Rev. F
AD5641 AD-AD5641 Datasheet
572Kb / 20P
   2.7 V to 5.5 V, <100 uA, 14-Bit nanoDAC D/A in SC70 Package
Rev. PrC
AD5061 AD-AD5061_15 Datasheet
451Kb / 20P
   16-Bit VOUT nanoDAC SPI Interface 2.7 V to 5.5 V, in an SOT-23
REV. B
AD5641BKSZ AD-AD5641BKSZ Datasheet
504Kb / 20P
   SPI Interface in LFCSP and SC70
REV. D
AD5063 AD-AD5063_09 Datasheet
350Kb / 20P
   Fully Accurate 16-Bit VOUT nanoDAC SPI Interface 2.7 V to 5.5 V in an MSOP
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com