CDCM7005ZVAR datasheet(9/45 Pages) TI

部件名	CDCM7005ZVAR

功能描述	3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER

Download	45 Pages

Scroll/Zoom	100%

制造商	TI [Texas Instruments]

网页	http://www.ti.com

标志

9 / 45 page

CDCM7005

www.ti.com

SCAS793E – JUNE 2005 – REVISED FEBRUARY 2013

DEVICE CHARACTERISTICS (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Load see Figure 13, all outputs have the

20

same divider ratio

tsk(o)

LVPECL output skew(5)

ps

Load see Figure 13, outputs have

50

different divider ratios

tr / tf

Rise and fall time

20% to 80% of VOUTPP, see Figure 9

120

170

220

ps

Input capacitance at VCXO_IN,

CI

1.5

pF

VCXO_IN

LVCMOS-TO-LVPECL

Output skew between LVCMOS and

Cross point to VCC/2; load,

tsk(P_C)

1.7

2

2.4

ns

LVPECL outputs, see (7) and Figure 10

see Figure 12 and Figure 13

PLL ANALOG LOCK

IOH

High-level output current

VCC = 3.6 V, VO = 1.8 V

–110

µA

IOL

Low-level output current

VCC = 3.6 V, VO = 1.8 V

110

µA

High-impedance state output current

IOZH LOCK

VO = 3.6 V (PD is set low)

45

65

µA

for PLL LOCK output(8)

High-impedance state output current

IOZL LOCK

VO = 0 V (PD is set low)

±5

µA

for PLL LOCK output(8)

VIT+

Positive input threshold voltage

VCC = min to max

VCC×0.55

V

VIT–

Negative input threshold voltage

VCC = min to max

VCC×0.35

V

PHASE DETECTOR

fCPmax

Maximum charge pump frequency

Default PFD pulse width delay

100

MHz

CHARGE PUMP

Charge pump sink/source current

ICP

VCP = 0.5 VCC_CP

±0.2

±3

mA

range (9)

ICP3St

Charge pump 3-state current

0.5 V < VCP < VCC_CP – 0.5 V

10

nA

VCP = 0.5 VCC_CP, internal reference

10%

resistor, SPI default settings

ICPA

ICP absolute accuracy

VCP = 0.5 VCC_CP, external reference

resistor 12 k

Ω (1%) at I_REF_CP, SPI

5%

default settings

0.5 V < VCP < VCC_CP – 0.5 V, SPI

ICPM

Sink/source current matching

2.5%

default settings

IVCPM

ICP vs VCP matching

0.5 V < VCP < VCC_CP – 0.5 V

5%

(7)

The phase of LVCMOS is lagging in reference to the phase of LVPECL.

(8)

Lock output has an 80-k

Ω pulldown resistor.

(9)

Defined by SPI settings.

Submit Documentation Feedback

9

Product Folder Links :CDCM7005

类似零件编号 - CDCM7005ZVAR

制造商	部件名	数据表	功能描述
Texas Instruments	CDCM7005ZVAR	1Mb / 40P	[Old version datasheet] 3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
Texas Instruments	CDCM7005ZVAR	3Mb / 52P	[Old version datasheet] 3.3-V High Performance Clock Synchronizer and Jitter Cleaner

More results

类似说明 - CDCM7005ZVAR

制造商	部件名	数据表	功能描述
Texas Instruments	CDCM7005	1Mb / 40P	[Old version datasheet] 3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
	CDCM7005	3Mb / 52P	[Old version datasheet] 3.3-V High Performance Clock Synchronizer and Jitter Cleaner
	CDCM7005-SP	570Kb / 41P	[Old version datasheet] 3.3-V HIGH PERFORMANCE RAD-TOLERANT CLASS V, CLOCK SYNCHRONIZER AND JITTER CLEANER
	CDC7005RGZT	1Mb / 34P	[Old version datasheet] 3.3-V HIGH PERFORMANCE CLOCK SYNTHSIZER AND JITTER CLEANER
	CDC7005	397Kb / 29P	[Old version datasheet] 3.3-V HIGH PERFORMANCE CLOCK SYNTHESIZER AND JITTER CLEANER
	CDCM7005-SP	1Mb / 49P	[Old version datasheet] CDCM7005-SP 3.3-V High Performance Rad-Tolerant Class V, Clock Synchronizer and Jitter Cleaner
	CDCE72010	1Mb / 70P	[Old version datasheet] Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
	CDCE72010	1Mb / 73P	[Old version datasheet] Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor
Analog Devices	AD9523	1,011Kb / 60P	Jitter Cleaner and Clock Generator
Analog Devices	AD9524	973Kb / 56P	Jitter Cleaner and Clock Generator