数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7927BRUZ 数据表(PDF) 8 Page - Analog Devices

部件名 AD7927BRUZ
功能描述  8-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 20-Lead TSSOP
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7927BRUZ 数据表(HTML) 8 Page - Analog Devices

Back Button AD7927BRUZ Datasheet HTML 4Page - Analog Devices AD7927BRUZ Datasheet HTML 5Page - Analog Devices AD7927BRUZ Datasheet HTML 6Page - Analog Devices AD7927BRUZ Datasheet HTML 7Page - Analog Devices AD7927BRUZ Datasheet HTML 8Page - Analog Devices AD7927BRUZ Datasheet HTML 9Page - Analog Devices AD7927BRUZ Datasheet HTML 10Page - Analog Devices AD7927BRUZ Datasheet HTML 11Page - Analog Devices AD7927BRUZ Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
AD7927
Data Sheet
Rev. C | Page 8 of 28
TERMINOLOGY
Integral Nonlinearity (INL)
INL is the maximum deviation from a straight line passing
through the endpoints of the ADC transfer function. The end-
points of the transfer function are zero scale, a point 1 LSB
below the first code transition, and full scale, a point 1 LSB
above the last code transition. Figure 9 shows a typical INL
plot for the AD7927.
Differential Nonlinearity (DNL)
DNL is the difference between the measured and the ideal
1 LSB change between any two adjacent codes in the ADC.
Figure 10 shows a typical DNL plot for the AD7927.
Offset Error
This is the deviation of the first code transition (00 . . . 000) to
(00 . . . 001) from the ideal, that is, AGND + 1 LSB.
Offset Error Match
This is the difference in offset error between any two channels.
Gain Error
This is the deviation of the last code transition (111 . . . 110) to
(111 . . . 111) from the ideal (that is, REFIN − 1 LSB) after the
offset error has been adjusted out.
Gain Error Match
This is the difference in gain error between any two channels.
Zero Code Error
This applies when using the twos complement output coding
option, in particular to the 2 × REFIN input range with −REFIN
to +REFIN biased about the REFIN point. It is the deviation of
the midscale transition (all 0s to all 1s) from the ideal VIN
voltage, that is, REFIN − 1 LSB.
Zero Code Error Match
This is the difference in zero code error between any two
channels.
Positive Gain Error
This applies when using the twos complement output coding
option, in particular to the 2 × REFIN input range with −REFIN
to +REFIN biased about the REFIN point. It is the deviation of the
last code transition (011. . .110) to (011 . . . 111) from the ideal
(that is, +REFIN − 1 LSB) after the zero code error has been
adjusted out.
Positive Gain Error Match
This is the difference in positive gain error between any two
channels.
Negative Gain Error
This applies when using the twos complement output coding
option, in particular to the 2 × REFIN input range with −REFIN
to +REFIN biased about the REFIN point. It is the deviation of
the first code transition (100 . . . 000) to (100 . . . 001) from the
ideal (that is, −REFIN + 1 LSB) after the zero code error has been
adjusted out.
Negative Gain Error Match
This is the difference in negative gain error between any two
channels.
Channel-to-Channel Isolation
Channel-to-channel isolation is a measure of the level of
crosstalk between channels. It is measured by applying a full-
scale 400 kHz sine wave signal to all seven nonselected input
channels and determining how much that signal is attenuated
in the selected channel with a 50 kHz signal. The figure given is
the worst case across all eight channels for the AD7927.
Power Supply Rejection (PSR)
Variations in power supply affect the full-scale transition,
but not the converter’s linearity. Power supply rejection is the
maximum change in full-scale transition point due to a change
in power supply voltage from the nominal value (see the Typical
Performance Characteristics section).
Power Supply Rejection Ration (PSRR)
The power supply rejection ratio is defined as the ratio of the
power in the ADC output at full-scale frequency (f) to the
power of a 200 mV p-p sine wave applied to the ADC AVDD
supply of frequency (fS):
PSRR(dB) = 10log(Pf/PfS)
where:
Pf is equal to the power at Frequency f in ADC output.
PfS is equal to the power at Frequency fS coupled onto the
ADC AVDD.
Here a 200 mV p-p sine wave is coupled onto the AVDD supply.
Figure 6 shows the power supply rejection ratio vs. supply ripple
frequency for the AD7927 with no decoupling.
Track-and-Hold Acquisition Time
The track-and-hold amplifier returns into track mode at the
end of conversion. Track-and-hold acquisition time is the time
required for the output of the track-and-hold amplifier to reach
its final value, within ±1 LSB, after the end of conversion.


类似零件编号 - AD7927BRUZ

制造商部件名数据表功能描述
logo
Analog Devices
AD7927BRUZ AD-AD7927BRUZ Datasheet
485Kb / 29P
   8-Channel, 200 kSPS, 12-Bit ADC Sequencer in 20-Lead TSSOP
AD7927BRUZ-REEL AD-AD7927BRUZ-REEL Datasheet
485Kb / 29P
   8-Channel, 200 kSPS, 12-Bit ADC Sequencer in 20-Lead TSSOP
More results

类似说明 - AD7927BRUZ

制造商部件名数据表功能描述
logo
Analog Devices
AD7927 AD-AD7927_15 Datasheet
407Kb / 28P
   8-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 20-Lead TSSOP
REV. D
AD7927 AD-AD7927_17 Datasheet
485Kb / 29P
   8-Channel, 200 kSPS, 12-Bit ADC Sequencer in 20-Lead TSSOP
AD7927 AD-AD7927 Datasheet
276Kb / 20P
   8-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 20-Lead TSSOP
AD7923 AD-AD7923 Datasheet
430Kb / 20P
   4-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 16-Lead TSSOP
REV. 0
AD7923 AD-AD7923_11 Datasheet
380Kb / 24P
   4-Channel, 200 kSPS 12-Bit ADC with Sequencer in 16-Lead TSSOP
REV. C
AD7923 AD-AD7923_15 Datasheet
381Kb / 24P
   4-Channel, 200 kSPS 12-Bit ADC with Sequencer in 16-Lead TSSOP
REV. D
AD7923 AD-AD7923_17 Datasheet
423Kb / 25P
   4-Channel, 200 kSPS 12-Bit ADC Sequencer in 16-Lead TSSOP
AD7888 AD-AD7888_17 Datasheet
245Kb / 18P
   Micropower, 8-Channel, 125 kSPS, 12-Bit ADC in 16-Lead TSSOP
AD7918 AD-AD7918_15 Datasheet
557Kb / 28P
   8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP
Rev. E
AD7908 AD-AD7908 Datasheet
607Kb / 24P
   8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com