数据搜索系统,热门电子元器件搜索 |
|
AD7923BRUZ-REEL 数据表(PDF) 7 Page - Analog Devices |
|
AD7923BRUZ-REEL 数据表(HTML) 7 Page - Analog Devices |
7 / 24 page AD7923 Rev. C | Page 7 of 24 PIN CONFIGURATION AND FUNCTION DESCRIPTION 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 DIN CS AGND REFIN AVDD AVDD SCLK VDRIVE DOUT AGND VIN2 AGND VIN3 VIN1 VIN0 AGND AD7923 TOP VIEW (Not to Scale) Figure 3. Pin Configuration Table 4. Pin Function Descriptions Pin No. Mnemonic Function 1 SCLK Serial Clock. Logic Input. SCLK provides the serial clock for accessing data for the part. This clock input is also used as the clock source for the AD7923 conversion process. 2 DIN Data In. Logic Input. Data to be written to the control register is provided on this input and is clocked into the register on the falling edge of SCLK (see the Control Register Descriptions section). 3 CS Chip Select. Active low logic input. This input provides the dual function of initiating conversions on the AD7923 and framing the serial data transfer. 4, 8, 13, 16 AGND Analog Ground. Ground reference point for all analog circuitry on the AD7923. All analog input signals and any external reference signal should be referred to this AGND voltage. All AGND pins should be connected together. 5, 6 AVDD Analog Power Supply Input. The AVDD range for the AD7923 is from 2.7 V to 5.25 V. For the 0 V to 2 × REFIN range, AVDD should be from 4.75 V to 5.25 V. 7 REFIN Reference Input for the AD7923. An external reference must be applied to this input. The voltage range for the external reference is 2.5 V ± 1% for specified performance. 12 to 9 VIN0 to VIN3 Analog Input 0 through Analog Input 3. Four single-ended analog input channels that are multiplexed into the on- chip track-and-hold. The analog input channel to be converted is selected by using the Address Bits ADD1 and ADD0 of the control register. The address bits in conjunction with the SEQ1 and SEQ0 bits allow the sequencer to be programmed. The input range for all input channels can extend from 0 V to REFIN or from 0 V to 2 × REFIN as selected via the range bit in the control register. Any unused input channels must be connected to AGND to avoid noise pickup. 14 DOUT Data Out. Logic Output. The conversion result from the AD7923 is provided on this output pin as a serial data stream. The AD7923 serial data stream consists of two leading 0s, and two address bits indicating which channel the conversion result corresponds to, followed by 12 bits of conversion data, MSB first. The output coding can be selected as straight binary or twos complement via the coding bit in the control register. The data bits are clocked out of the AD7923 on the SCLK falling edge. 15 VDRIVE Logic Power Supply Input. The voltage supplied at this pin determines at which voltage the serial interface operates. |
类似零件编号 - AD7923BRUZ-REEL |
|
类似说明 - AD7923BRUZ-REEL |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |