数据搜索系统,热门电子元器件搜索 |
|
AD5551BR 数据表(PDF) 4 Page - Analog Devices |
|
AD5551BR 数据表(HTML) 4 Page - Analog Devices |
4 / 16 page AD5551/AD5552 Rev. A | Page 4 of 16 TIMING CHARACTERISTICS VDD = 2.7 V to 5.5 V, 2.5 V ≤ VREF ≤ 5.5 V, AGND = DGND = 0 V. All specifications −40°C ≤ TA ≤ +85°C, unless otherwise noted. Table 2. Limit at TMIN, TMAX Parameter1, 2 All Versions Unit Description fSCLK 25 MHz max SCLK cycle frequency t1 40 ns min SCLK cycle time t2 20 ns min SCLK high time t3 20 ns min SCLK low time t4 15 ns min CS low to SCLK high setup t5 15 ns min CS high to SCLK high setup t6 35 ns min SCLK high to CS low hold time t7 20 ns min SCLK high to CS high hold time t8 15 ns min Data setup time t9 0 ns min Data hold time t10 30 ns min LDAC pulse width t11 30 ns min CS high to LDAC low setup t12 30 ns min CS high time between active periods 1 Guaranteed by design, not production tested. 2 Sample tested during initial release and after any redesign or process change that may affect this parameter. All input signals are measured with tr = tf = 5 ns (10% to 90% of +3 V and timed from a voltage level of +1.6 V). SCLK CS DIN LDAC* DB13 DB0 t6 t4 t12 t8 t9 t2 t3 t1 t7 t5 t10 t11 *AD5552 ONLY. MAY BE TIED PERMANENTLY LOW IF REQUIRED. Figure 3. Timing Diagram |
类似零件编号 - AD5551BR |
|
类似说明 - AD5551BR |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |