数据搜索系统,热门电子元器件搜索 |
|
UC2825DWTRG4 数据表(PDF) 5 Page - Texas Instruments |
|
UC2825DWTRG4 数据表(HTML) 5 Page - Texas Instruments |
5 / 19 page 5 UC1825 UC2825 UC3825 High speed circuits demand careful attention to layout and component placement. To assure proper perfor- mance of the UC1825 follow these rules: 1) Use a ground plane. 2) Damp or clamp parasitic inductive kick energy from the gate of driven MOSFETs. Do not allow the out- put pins to ring below ground. A series gate resistor or a shunt 1 Amp Schottky diode at the output pin will serve this purpose. 3) Bypass VCC,VC, and VREF. Use 0.1 µF monolithic ceramic capacitors with low equivalent series inductance. Allow less than 1 cm of total lead length for each capacitor between the bypassed pin and the ground plane. 4) Treat the timing capacitor, CT, like a bypass ca- pacitor. Open Loop Frequency Response Unity Gain Slew Rate Simplified Schematic Error Amplifier Circuit PWM Applications Conventional (Voltage Mode) Current-Mode Printed Circuit Board Layout Considerations |
类似零件编号 - UC2825DWTRG4 |
|
类似说明 - UC2825DWTRG4 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |