数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

FAN5240MTC 数据表(PDF) 8 Page - Fairchild Semiconductor

部件名 FAN5240MTC
功能描述  Multi-Phase PWM Controller for AMD Mobile Athlon TM and Duron TM
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FAIRCHILD [Fairchild Semiconductor]
网页  http://www.fairchildsemi.com
标志 FAIRCHILD - Fairchild Semiconductor

FAN5240MTC 数据表(HTML) 8 Page - Fairchild Semiconductor

Back Button FAN5240MTC Datasheet HTML 4Page - Fairchild Semiconductor FAN5240MTC Datasheet HTML 5Page - Fairchild Semiconductor FAN5240MTC Datasheet HTML 6Page - Fairchild Semiconductor FAN5240MTC Datasheet HTML 7Page - Fairchild Semiconductor FAN5240MTC Datasheet HTML 8Page - Fairchild Semiconductor FAN5240MTC Datasheet HTML 9Page - Fairchild Semiconductor FAN5240MTC Datasheet HTML 10Page - Fairchild Semiconductor FAN5240MTC Datasheet HTML 11Page - Fairchild Semiconductor FAN5240MTC Datasheet HTML 12Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 19 page
background image
FAN5240
PRODUCT SPECIFICATION
8
REV. 1.1.7 8/29/02
Initialization, Soft Start and PGOOD
Assuming EN is high, FAN5240 is initialized when power is
applied on VCC. Should VCC drop below the UVLO thresh-
old, an internal Power-On Reset function disables the chip.
The IC attempts to regulate the VCORE output according to
the voltage that appears on the SS pin (VSS). During start-up
of the converter, this voltage is initially 0, and rises linearly
to 90% of the VID programmed voltage via the current sup-
plied to CSS by the 25
µA internal current source. The time it
takes to reach this threshold is:
where T90% is in seconds if CSS is in
µF.
At that point, the current source changes to 500
µA, which
establishes the slew rate of voltage changes at the output in
response to changes in VID.
This dual slope approach helps to provide safe rise of volt-
ages and currents in the converters during initial start-up and
at the same time sets a controlled speed of the core voltage
change when the processor commands to do so.
Figure 3. Soft-Start function
CSS typically is chosen based on the slew rate desired in
response to a VID change. For example, if the spec requires a
500mV step to occur in 100
µS:
Assuming VID is set to 1.5V, with this value of CSS , the
time for the output voltage to rise to 0.9 of VVID is found
using equation 1:
The transition from 90% VID to 100% VID occupies 0.5%
of the total soft-start time, so TSS is essentially T90%.
The PGOOD delay (TDLY, Figure 3) can be programmed
with a capacitor to GND on pin 16 (CDELAY):
For 12mS of TDLY, CDELAY = 22nF.
CDELAY is typically chosen to provide 1mS of "blanking"
for the over-current shut-down (see Over-Current Sensing,
on page 12).
The following conditions set the PGOOD pin low:
1.
Under-voltage - VCORE is below a fixed voltage.
2.
Chip shut-down due to over-temperature or over-current
as defined below.
Converter Operation (see Figure 2)
At nominal current the converter operates in fixed frequency
PWM mode. The output voltage is compared with a refer-
ence voltage set by the DAC, which appears on the SS pin.
The derived error signal is amplified by an internally com-
pensated error amplifier and applied to the inverting input
of the PWM comparator. To provide output voltage droop for
enhanced dynamic load regulation, a signal proportional to
the output current is added to the voltage feedback signal
at the + input of A1. Since the processor specifies a +100mV/
-50mV tolerance on VCORE, a fixed positive offset of 30
mV is created with a 30
µA current source and external 1K
resistor. Phase load balancing is accomplished by adding
a signal proportional to the difference of the two phase
currents before the error amplifier (at nodes A and B). This
feedback scheme in conjunction with a PWM ramp propor-
tional to the input voltage allows for fast and stable loop
response over a wide range of input voltage and output
current variations. For the sake of efficiency and maximum
simplicity, the current sense signal is derived from the volt-
age drop across the lower MOSFET during its conduction
time. This current sense signal is used to set droop levels as
well as for phase balancing and current limiting.
The PWM controller has a built-in duty cycle clamp in the
path from the error amplifier to the PWM comparator.
During a severe load step, the output signal from the error
amp can go to its rail, pushing the duty cycle to almost 100%
for a significant amount of time. This could cause a severe
rise in the inductor current, especially at high battery volt-
age, and lead to a long recovery time or even failure of the
converter. To prevent this, the output of the error amplifier is
clamped to a fixed value after two clock cycles if a large
output voltage excursion is detected. Sensitivity of this
circuit is set in such a way as not to affect the PWM control
during transients normally expected from the load.
T
90%
0.9
V
VID
×
C
SS
×
25
--------------------------------------------
=
(1)
EN
SS
PGOOD
1.5V
TDLY
1.35V
C
SS
I
SS
∆V
DAC
------------------
∆t
500
µA
500mV
-------------------

 100µS 0.1µF
==
=
(2)
T
90%
1.35V
0.1
×
25
------------------------------
5.4mS
==
C
DELAY in nF
()
1.8
TDLY in mS
()
×
=
(3)


类似零件编号 - FAN5240MTC

制造商部件名数据表功能描述
logo
Fairchild Semiconductor
FAN5240MTC FAIRCHILD-FAN5240MTC Datasheet
564Kb / 19P
   Multi-Phase PWM Controller for AMD Mobile Athlon and Duron
FAN5240MTCX FAIRCHILD-FAN5240MTCX Datasheet
564Kb / 19P
   Multi-Phase PWM Controller for AMD Mobile Athlon and Duron
More results

类似说明 - FAN5240MTC

制造商部件名数据表功能描述
logo
Fairchild Semiconductor
FAN5240 FAIRCHILD-FAN5240_06 Datasheet
564Kb / 19P
   Multi-Phase PWM Controller for AMD Mobile Athlon and Duron
logo
Microsemi Corporation
LX1676 MICROSEMI-LX1676_05 Datasheet
323Kb / 16P
   Mobile AMD Athlon??VRM Controller
logo
Cypress Semiconductor
CY28372 CYPRESS-CY28372 Datasheet
283Kb / 18P
   SiS 746 AMD Athlon/AMD Duron Clock Synthesizer
logo
SpectraLinear Inc
CY28372 SPECTRALINEAR-CY28372 Datasheet
227Kb / 17P
   SiS 746 AMD Athlon??AMD Duron??Clock Synthesizer
logo
Winbond
W83304D WINBOND-W83304D Datasheet
373Kb / 16P
   ACPI Controller For AMD Claw Hammer TM CPU
logo
Advanced Micro Devices
AMD-751 AMD-AMD-751 Datasheet
172Kb / 14P
   AMD-751-TM System Controller Revision Guide
logo
ON Semiconductor
MC44605 ONSEMI-MC44605_06 Datasheet
182Kb / 20P
   High Safety, Latched Mode, GreenLine TM PWM Controller for (Multi) Synchronized Applications
June, 2006 ??Rev. 5
logo
Advanced Micro Devices
SC3200 AMD-SC3200 Datasheet
3Mb / 447P
   AMD GEODE-TM SC3200 PROCESSOR
AMD-761 AMD-AMD-761 Datasheet
2Mb / 264P
   AMD-761-TM System Controller Software/BIOS Design Guide
logo
Intersil Corporation
ISL6264 INTERSIL-ISL6264 Datasheet
433Kb / 24P
   Two-Phase Core Controller for AMD Mobile Turion CPUs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com