数据搜索系统,热门电子元器件搜索 |
|
ISLA216P25 数据表(PDF) 1 Page - Intersil Corporation |
|
ISLA216P25 数据表(HTML) 1 Page - Intersil Corporation |
1 / 39 page 1 14-Bit, 500MSPS ADC ISLA214P50 The ISLA214P50 is a 14-bit, 500MSPS analog-to-digital converter designed with Intersil’s proprietary FemtoCharge™ technology on a standard CMOS process. The ISLA214P50 is part of a pin-compatible portfolio of 12 to 16-bit A/Ds with maximum sample rates ranging from 130MSPS to 500MSPS. The device utilizes two time-interleaved 250MSPS unit ADCs to achieve the ultimate sample rate of 500MSPS. A single 500MHz conversion clock is presented to the converter, and all interleave clocking is managed internally. The proprietary Intersil Interleave Engine (I2E) performs automatic correction of offset, gain, and sample time mismatches between the unit ADCs to optimize performance. A serial peripheral interface (SPI) port allows for extensive configurability of the A/D. The SPI also controls the interleave correction circuitry, allowing the system to issue offline and continuous calibration commands as well as configure many dynamic parameters. Digital output data is presented in selectable LVDS or CMOS formats. The ISLA214P50 is available in a 72 Ld QFN package with an exposed paddle. Operating from a 1.8V supply, performance is specified over the full industrial temperature range (-40°C to +85°C). Key Specifications • SNR @ 500MSPS = 72.7dBFS fIN = 30MHz = 70.6dBFS fIN = 363MHz • SFDR @ 500MSPS = 84dBc fIN = 30MHz = 76dBc fIN = 363MHz • Total Power Consumption = 835mW @ 500MSPS Features • Automatic fine interleave correction calibration • Single supply 1.8V operation • Clock duty cycle stabilizer • 75fs clock jitter • 700MHz bandwidth • Programmable built-in test patterns • Multi-ADC support - SPI programmable fine gain and offset control - Support for multiple adc synchronization - Optimized output timing • Nap and sleep modes - 200µs sleep wake-up time • Data output clock • DDR LVDS-compatible or LVCMOS outputs • Selectable clock divider Applications • Radar array processing • Software defined radios • Broadband communications • High-performance data acquisition • Communications test equipment DIGITAL ERROR CORRECTION SHA VINP VINN 14-BIT 250 MSPS ADC CLOCK MANAGEMENT SHA 14-BIT 250 MSPS ADC CLKP CLKN SPI CONTROL VREF CLKOUTP CLKOUTN D[13:0]P D[13:0]N ORP ORN + – VCM VREF I2E Gain, Offset and Skew Adjustments Pin-Compatible Family MODEL RESOLUTION SPEED (MSPS) ISLA216P25 16 250 ISLA216P20 16 200 ISLA216P13 16 130 ISLA214P50 14 500 ISLA214P25 14 250 ISLA214P20 14 200 ISLA214P13 14 130 ISLA212P50 12 500 ISLA212P25 12 250 ISLA212P20 12 200 ISLA212P13 12 130 December 10, 2012 FN7571.2 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 |Copyright Intersil Americas Inc. 2011, 2012. All Rights Reserved Intersil (and design) and FemtoCharge are trademarks owned by Intersil Corporation or one of its subsidiaries. All other trademarks mentioned are the property of their respective owners. |
类似零件编号 - ISLA216P25 |
|
类似说明 - ISLA216P25 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |