数据搜索系统,热门电子元器件搜索 |
|
AD5262BRUZ20 数据表(PDF) 8 Page - Analog Devices |
|
AD5262BRUZ20 数据表(HTML) 8 Page - Analog Devices |
8 / 24 page AD5260/AD5262 Rev. A | Page 8 of 24 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 AD5262 TOP VIEW (Not to Scale) W1 B1 VDD SDI CLK SHDN A1 W2 B2 A2 SDO VL VSS CS PR GND Figure 8. AD5262 Pin Configuration Table 6. AD5262 Pin Function Descriptions Pin No. Mnemonic Description 1 SDO Serial Data Output. Open-drain transistor requires a pull-up resistor. 2 A1 A Terminal RDAC 1. 3 W1 Wiper RDAC 1, Address A0 = 0. 4 B1 B Terminal RDAC 1. 5 VDD Positive Power Supply. Specified for operation at both 5 V or 15 V. (Sum of |VDD| + |VSS| ≤ 15 V) 6 SHDN Active Low Input. Terminal A, open-circuit. Shutdown controls variable Resistor 1 through Resistor R2. 7 CLK Serial Clock Input, Positive Edge Triggered. 8 SDI Serial Data Input. 9 CS Chip Select Input, Active Low. When CS returns high, data in the serial input register is decoded, based on the Address Bit A0, and loaded into the target RDAC register. 10 PR Active Low Preset to Midscale. Sets RDAC registers to 0x80. 11 GND Ground. 12 VSS Negative Power Supply. Specified for operation at either 0 V or −5 V (sum of |VDD| + |VSS| < 15 V). 13 VL Logic Supply Voltage. Needs to be same voltage as the digital logic controlling the AD5262. 14 B2 B Terminal RDAC 2. 15 W2 Wiper RDAC 2, Address A0 = 1. 16 A2 A Terminal RDAC 2. |
类似零件编号 - AD5262BRUZ20 |
|
类似说明 - AD5262BRUZ20 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |