数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADV7120KST50 数据表(PDF) 11 Page - Analog Devices

部件名 ADV7120KST50
功能描述  CMOS 80 MHz, Triple 8-Bit Video DAC
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADV7120KST50 数据表(HTML) 11 Page - Analog Devices

Back Button ADV7120KST50 Datasheet HTML 4Page - Analog Devices ADV7120KST50 Datasheet HTML 5Page - Analog Devices ADV7120KST50 Datasheet HTML 6Page - Analog Devices ADV7120KST50 Datasheet HTML 7Page - Analog Devices ADV7120KST50 Datasheet HTML 8Page - Analog Devices ADV7120KST50 Datasheet HTML 9Page - Analog Devices ADV7120KST50 Datasheet HTML 10Page - Analog Devices ADV7120KST50 Datasheet HTML 11Page - Analog Devices ADV7120KST50 Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 11 / 12 page
background image
ADV7120
REV. B
–11–
Power Planes
The PC board layout should have two distinct power planes,
one for analog circuitry and one for digital circuitry. The analog
power plane should encompass the ADV7120 (VAA) and all as-
sociated analog circuitry. This power plane should be connected
to the regular PCB power plane (VCC) at a single point through
a ferrite bead, as illustrated in Figure 8. This bead should be lo-
cated within three inches of the ADV7120.
The PCB power plane should provide power to all digital logic
on the PC board, and the analog power plane should provide
power to all ADV7120 power pins, voltage reference circuitry
and any output amplifiers.
The PCB power and ground planes should not overlay portions
of the analog power plane. Keeping the PCB power and ground
planes from overlaying the analog power plane will contribute to
a reduction in plane-to-plane noise coupling.
Supply Decoupling
Noise on the analog power plane can be further reduced by the
use of multiple decoupling capacitors. (See Figure 8.)
Optimum performance is achieved by the use of 0.1
µF ceramic
capacitors. Each of the two groups of VAA should be individually
decoupled to ground. This should be done by placing the ca-
pacitors as close as possible to the device with the capacitor
leads as short as possible, thus minimizing lead inductance.
It is important to note that while the ADV7120 contains cir-
cuitry to reject power supply noise, this rejection decreases with
frequency. If a high frequency switching power supply is used,
the designer should pay close attention to reducing power sup-
ply noise. A dc power supply filter (Murata BNX002) will pro-
vide EMI suppression between the switching power supply and
the main PCB. Alternatively, consideration could be given to
using a three terminal voltage regulator.
Digital Signal Interconnect
The digital signal lines to the ADV7120 should be isolated as
much as possible from the analog outputs and other analog cir-
cuitry. Digital signal lines should not overlay the analog power
plane.
Due to the high clock rates used, long clock lines to the
ADV7120 should be avoided so as to minimize noise pickup.
Any active pull-up termination resistors for the digital inputs
should be connected to the regular PCB power plane (VCC), and
not the analog power plane.
Analog Signal Interconnect
The ADV7120 should be located as close as possible to the out-
put connectors thus minimizing noise pickup and reflections
due to impedance mismatch.
The video output signals should overlay the ground plane, and
not the analog power plane, thereby maximizing the high fre-
quency power supply rejection.
For optimum performance, the analog outputs should each have
a source termination resistance to ground of 75
Ω (doubly ter-
minated 75
Ω configuration). This termination resistance should
be as close as possible to the ADV7120 so as to minimize
reflections.
Additional information on PCB design is available in an applica-
tion note entitled “Design and Layout of a Video Graphics Sys-
tem for Reduced EMI.” This application note is available from
Analog Devices, publication number E1309-15-10/89.


类似零件编号 - ADV7120KST50

制造商部件名数据表功能描述
logo
Analog Devices
ADV7120KST50 AD-ADV7120KST50 Datasheet
191Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
More results

类似说明 - ADV7120KST50

制造商部件名数据表功能描述
logo
Analog Devices
ADV101 AD-ADV101_15 Datasheet
161Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
ADV101 AD-ADV101 Datasheet
187Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
ADV7120 AD-ADV7120_15 Datasheet
191Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
ADV7120KSTZ50 AD-ADV7120KSTZ50 Datasheet
191Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
ADV7120KSTZ30 AD-ADV7120KSTZ30 Datasheet
191Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
ADV7128 AD-ADV7128 Datasheet
135Kb / 8P
   CMOS 80 MHz, 10-Bit Video DAC
REV. 0
ADV7128 AD-ADV7128_15 Datasheet
139Kb / 8P
   CMOS 80 MHz, 10-Bit Video DAC
REV. 0
ADV7125 AD-ADV7125 Datasheet
264Kb / 12P
   CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
REV. 0
ADV7125 AD-ADV7125_15 Datasheet
293Kb / 16P
   CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
Rev. C
ADV7125 AD-ADV7125_11 Datasheet
293Kb / 16P
   CMOS, 330 MHz Triple 8-Bit High Speed Video DAC
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com