数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADV473 数据表(PDF) 7 Page - Analog Devices

部件名 ADV473
功能描述  CMOS 135 MHz True-Color Graphics Triple 8-Bit Video RAM-DAC
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADV473 数据表(HTML) 7 Page - Analog Devices

Back Button ADV473 Datasheet HTML 3Page - Analog Devices ADV473 Datasheet HTML 4Page - Analog Devices ADV473 Datasheet HTML 5Page - Analog Devices ADV473 Datasheet HTML 6Page - Analog Devices ADV473 Datasheet HTML 7Page - Analog Devices ADV473 Datasheet HTML 8Page - Analog Devices ADV473 Datasheet HTML 9Page - Analog Devices ADV473 Datasheet HTML 10Page - Analog Devices ADV473 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 12 page
background image
ADV473
–7–
REV. A
Table II. Address Register (ADDR) Operation
Value
RS2
RS1
RS0
Addressed by MPU
ADDRa,b (Counts Modulo 3)
00
X
0
1
Red Value
01
X
0
1
Green Value
10
X
0
1
Blue Value
ADDR0-7 (Counts Binary)
00H–FFH
0
0
1
Color Palette RAM
XXXX 0000
1
0
1
Reserved
XXXX 0001
1
0
1
Overlay Color 1
XXXX 0010
1
0
1
Overlay Color 2
••
••
XXXX 1111
1
0
1
Overlay Color 15
Overlay Color Writes
The MPU writes to the address register (selecting OVERLAY
REGISTER write mode, RS2 = 1, RS1 = 0 and RS0 = 0) with
the address of the overlay register to be modified. The MPU
performs three successive write cycles (8 or 6 bits each of red,
green, and blue), using RS0–RS2 to select the Overlay Registers
(RS2 = 1, RS1 = 0, RS0 = 1). After the BLUE write cycle, the
three bytes of color information are concatenated into a 24-bit
word or an 18-bit word and are written to the overlay register
specified by the address register. The address register then in-
crements to the next overlay register which the MPU may
modify by simply writing another sequence of red, green, and
blue data. A complete set of colors can be loaded into the over-
lay registers by initially writing the start address and then per-
forming a sequence of RED, GREEN and BLUE writes. The
address automatically increments to the next highest location
after a BLUE write.
Overlay Color Reads
The MPU writes to the address register (selecting OVERLAY
REGISTER read mode, RS2 = 1, RS1 = 1 and RS0 = 1) with
the address of the overlay register to be read back. The contents
of the overlay register are copied to the RED, GREEN and
BLUE registers and the address register increments to point to
the next highest overlay register. The MPU then performs three
successive read cycles (8 or 6 bits each of red, green, and blue),
using RS0 – RS2 to select the Overlay Registers (RS2 = 1, RS1
= 0, RS0 = 1). After the BLUE read cycle, the 24/18 bit con-
tents of the overlay register at the specified address register loca-
tion is loaded into the RED, GREEN and BLUE registers. The
address register then increments to the next overlay register
which the MPU can read back by simply reading another se-
quence of red, green, and blue data. A complete set of colors
can be read back from the overlay registers by initially writing
the start address and then performing a sequence of RED,
GREEN and BLUE reads. The address automatically
incremeets to the next highest location after a BLUE read.
Internal Address Register (ADDR)
When accessing the color palette RAM, the address register
resets to 00H following a blue read or write cycle to RAM loca-
tion FFH. When accessing the overlay color registers, the
address register increments following a blue read or write cycle.
However, while accessing the overlay color registers, the four
most significant bits (since there are only 15 overlay registers) of
the address register (ADDR4–7) are ignored.
To keep track of the red, green, and blue read/write cycles, the
address register has two additional bits (ADDRa, ADDRb) that
count modulo three, as shown in Table II. They are reset to
zero when the MPU writes to the address register, and are not
reset to zero when the MPU reads the address register. The
MPU does not have access to these bits. The other eight bits of
the address register, incremented following a blue read or write
cycle, (ADDR0-7) are accessible to the MPU, and are used to
address color palette RAM locations and overlay registers, as
shown in Table II. ADDR0 is the LSB when the MPU is access-
ing the RAM or overlay registers. The MPU may read the ad-
dress register at any time without modifying its contents or the
existing read/write mode.
Synchronization
The MPU interface operates asynchronously to the pixel port.
Data transfers between the color palette RAM/overlay registers
and the color registers (R, G, and B as shown in the block dia-
gram) are synchronized by internal logic, and occur in the pe-
riod between MPU accesses. The MPU can be accessed at any
time, even when the pixel CLOCK is stopped.
8-Bit/6-Bit Color Operation
The Command Register on the ADV473 specifies whether the
MPU is reading/writing 8 bits or 6 bits of color information
each cycle.
For 8-bit operation, D0 is the LSB and D7 is the MSB.
For 6-bit operation, color data is contained on the lower six bits
of the data bus, with D0 being the LSB and D5 the MSB of
color data. When writing color data, D6 and D7 are ignored.
During color read cycles, D6 and D7 will be a logical “0.” It
should be noted that when the ADV473 is in 6-bit mode, full-
scale output current will be reduced by approximately 1.5%
relative to the 8-bit mode. This is the case since the 2 LSBs of
each of the three DACs are always set to zero in 6-bit mode.


类似零件编号 - ADV473

制造商部件名数据表功能描述
logo
Analog Devices
ADV473 AD-ADV473 Datasheet
204Kb / 12P
   CMOS 135 MHz True-Color Graphics Triple 8-Bit Video RAM-DAC
REV. A
ADV473 AD-ADV473_15 Datasheet
204Kb / 12P
   CMOS 135 MHz True-Color Graphics Triple 8-Bit Video RAM-DAC
REV. A
More results

类似说明 - ADV473

制造商部件名数据表功能描述
logo
Analog Devices
ADV473 AD-ADV473_15 Datasheet
204Kb / 12P
   CMOS 135 MHz True-Color Graphics Triple 8-Bit Video RAM-DAC
REV. A
ADV7152 AD-ADV7152_15 Datasheet
335Kb / 32P
   CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC
REV. B
ADV7150 AD-ADV7150 Datasheet
447Kb / 36P
   CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC
REV. A
ADV7152 AD-ADV7152 Datasheet
454Kb / 32P
   CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC
REV. B
ADV7151 AD-ADV7151 Datasheet
1Mb / 32P
   CMOS 220 MHz Pseudo-Color Graphics Triple 10-Bit Video RAM-DAC
REV. A
ADV7151 AD-ADV7151_15 Datasheet
1Mb / 32P
   CMOS 220 MHZ PSEUDO COLOR GRAPHICS TRIPLE 10 BIT VIDEO RAM DAC
REV. A
ADV7160 AD-ADV7160 Datasheet
668Kb / 44P
   96-Bit, 220 MHz True-Color Video RAM-DAC
REV. 0
ADV7160 AD-ADV7160_15 Datasheet
669Kb / 44P
   96-Bit, 220 MHz True-Color Video RAM-DAC
REV. 0
ADV7162 AD-ADV7162_15 Datasheet
669Kb / 44P
   96-Bit, 220 MHz True-Color Video RAM-DAC
REV. 0
ADV7120KSTZ50 AD-ADV7120KSTZ50 Datasheet
191Kb / 12P
   CMOS 80 MHz, Triple 8-Bit Video DAC
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com