数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9884AKS-100 数据表(PDF) 11 Page - Analog Devices

部件名 AD9884AKS-100
功能描述  100 MSPS/140 MSPS Analog Flat Panel Interface
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9884AKS-100 数据表(HTML) 11 Page - Analog Devices

Back Button AD9884AKS-100 Datasheet HTML 7Page - Analog Devices AD9884AKS-100 Datasheet HTML 8Page - Analog Devices AD9884AKS-100 Datasheet HTML 9Page - Analog Devices AD9884AKS-100 Datasheet HTML 10Page - Analog Devices AD9884AKS-100 Datasheet HTML 11Page - Analog Devices AD9884AKS-100 Datasheet HTML 12Page - Analog Devices AD9884AKS-100 Datasheet HTML 13Page - Analog Devices AD9884AKS-100 Datasheet HTML 14Page - Analog Devices AD9884AKS-100 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 24 page
background image
REV. B
AD9884A
–11–
GENERAL CONTROL
0A
7
DEMUX
Output Port Select
A bit that determines whether all pixels are presented to a single
port (A), or alternating pixels are demultiplexed to Ports A and B.
DEMUX
Function
0
All Data Goes to Port A
1
Alternate Pixels Go to Port A and Port B
When DEMUX = 0, Port B outputs are in a high impedance
state.
The power-up default value is DEMUX = 1.
0A
6
PARALLEL
Output Timing Select
Setting this bit to a Logic 1 delays data on Port A and the
DATACK output by one-half DATACK period so that the
rising edge of DATACK may be used to externally latch data
from both Port A and Port B. When this bit is set to a Logic 0,
the rising edge of DATACK may be used to externally latch
data from Port A only, and the
DATACK rising edge may be
used to externally latch data from Port B.
PARALLEL
Function
0
Data Alternates Between Ports
1
Simultaneous Data on Alternate DATACKs
When in single port mode (DEMUX = 0), this bit is ignored.
The power-up default value is PARALLEL = 1.
0A
5
HSPOL
HSYNC Polarity
A bit that must be set to indicate the polarity of the HSYNC
signal that is applied to the HSYNC input.
HSPOL
Function
0
Active LOW
1
Active HIGH
Active LOW is the traditional negative-going HSYNC pulse.
Sampling timing is based on the leading edge of HSYNC, which
is the FALLING edge. The Clamp Position, as determined by
CLPLACE, is measured from the trailing edge.
Active HIGH is inverted from the traditional HSYNC, with a
positive-going pulse. This means that sampling timing will be
based on the leading edge of HSYNC, which is now the RIS-
ING edge, and clamp placement will count from the FALLING
edge.
The device will operate more-or-less properly if this bit is set
incorrectly, but the internally generated clamp position, as es-
tablished by CLPOS, will not be placed as expected, which may
generate clamping errors.
The power-up default value is HSPOL = 1.
0A
4
CSTPOL
COAST Polarity
A bit that must be set to indicate the polarity of the COAST
signal that is applied to the COAST input.
CSTPOL
Function
0
Active LOW
1
Active HIGH
Active LOW means that the clock generator will ignore HSYNC
inputs when COAST is LOW, and continue operating at the
same nominal frequency until COAST goes HIGH.
Active HIGH means that the clock generator will ignore HSYNC
inputs when COAST is HIGH, and continue operating at the
same nominal frequency until COAST goes LOW.
The power-up default value is CSTPOL = 1.
0A
3
EXTCLMP
Clamp Signal Source
A bit that determines the source of clamp timing.
EXTCLMP
Function
0
Internally-generated clamp
1
Externally-provided clamp signal
A 0 enables the clamp timing circuitry controlled by CLPLACE
and CLDUR. The clamp position and duration is counted from
the trailing edge of HSYNC.
A 1 enables the external CLAMP input pin. The three channels
are clamped when the CLAMP signal is active. The polarity of
CLAMP is determined by the CLAMPOL bit.
The power-up default value is EXTCLMP = 0.
0A
2
CLAMPOL
Clamp Signal Polarity
A bit that determines the polarity of the externally provided
CLAMP signal.
CLAMPOL
Function
0
Active LOW
1
Active HIGH
A 0 means that the circuit will clamp when CLAMP is LOW,
and it will pass the signal to the ADC when CLAMP is HIGH.
A 1 means that the circuit will clamp when CLAMP is HIGH,
and it will pass the signal to the ADC when CLAMP is LOW.
The power-up default value is CLAMPOL = 1.
0A
1
EXTCLK
External Clock Select
A bit that determines the source of the pixel clock.
EXTCLK
Function
0
Internally generated clock
1
Externally provided clock signal
A 0 enables the internal PLL that generates the pixel clock from
an externally-provided HSYNC.
A 1 enables the external CKEXT input pin. In this mode, the
PLL Divide Ratio (PLLDIV) is ignored. The clock phase adjust
(PHASE) is still functional.
The power-up default value is EXTCLK = 0.


类似零件编号 - AD9884AKS-100

制造商部件名数据表功能描述
logo
Analog Devices
AD9884AKS-100 AD-AD9884AKS-100 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
More results

类似说明 - AD9884AKS-100

制造商部件名数据表功能描述
logo
Analog Devices
AD9884A AD-AD9884A_15 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9884AKSZ-140 AD-AD9884AKSZ-140 Datasheet
220Kb / 24P
   100 MSPS/140 MSPS Analog Flat Panel Interface
REV. C
AD9888 AD-AD9888_15 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
AD9888 AD-AD9888_11 Datasheet
501Kb / 36P
   100 MSPS/140 MSPS/170 MSPS Analog Flat Panel Interface
REV. C
AD9888 AD-AD9888 Datasheet
249Kb / 32P
   100/140/170/205 MSPS Analog Flat Panel Interface
REV. A
AD9883A AD-AD9883A Datasheet
229Kb / 28P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. B
AD9985 AD-AD9985_15 Datasheet
355Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985A AD-AD9985A Datasheet
628Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985A AD-AD9985A_15 Datasheet
629Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
AD9985 AD-AD9985 Datasheet
349Kb / 32P
   110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com