数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD843SQ 数据表(PDF) 9 Page - Analog Devices

部件名 AD843SQ
功能描述  34 MHz, CBFET Fast Settling Op Amp
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD843SQ 数据表(HTML) 9 Page - Analog Devices

Back Button AD843SQ Datasheet HTML 4Page - Analog Devices AD843SQ Datasheet HTML 5Page - Analog Devices AD843SQ Datasheet HTML 6Page - Analog Devices AD843SQ Datasheet HTML 7Page - Analog Devices AD843SQ Datasheet HTML 8Page - Analog Devices AD843SQ Datasheet HTML 9Page - Analog Devices AD843SQ Datasheet HTML 10Page - Analog Devices AD843SQ Datasheet HTML 11Page - Analog Devices AD843SQ Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 9 / 12 page
background image
AD843
REV. D
–9–
SAMPLE-AND-HOLD AMPLIFIER CIRCUITS
A Fast Switching Sample & Hold Circuit
A sample-and-hold circuit possessing short acquisition time and
low aperture delay can be built using an AD843 and discrete
JFET switches. The circuit of Figure 25 employs five n-channel
JFETs (with turn-on times of 35 ns) and an AD843 op amp
(which can settle to 0.01% in 135 ns). The circuit has an aper-
ture delay time of 50 ns and an acquisition time of 1
µs or less.
This circuit is based on a noninverting open loop architecture,
using a differential hold capacitor to reduce the effects of pedes-
tal error. The charge that is removed from CH1 by Q2 and Q3
is offset by the charge removed from CH2 by Q4 and Q5. This
circuit can tolerate low hold capacitor values (approximately
100 pF), which improve acquisition time, due to the small gate-
to-drain capacitance of the discrete JFETs. Although pedestal
error will vary with input signal level, making trimming more
difficult, the circuit has the advantages of high bandwidth and
short acquisition times. In addition, it will exhibit some
nonlinearity because both amplifiers are operating with a com-
mon-mode input. Amplifier A2, however, contributes less than
0.025% linearity error, due to its 72 dB common-mode rejec-
tion ratio.
To make sure the circuit accommodates a wide
±10 V input
range, the gates of the JFETs must be connected to a potential
near the –15 V supply. The level-shift circuitry (diode D3, PNP
transistor Q7, and NPN transistor Q6) shifts the TTL level S/H
command to provide for an adequate pinch-off voltage for the
JFET switches over the full input voltage range.
The JFETs Q2, Q3, Q4 and Q5 across the two hold capacitors
ensure signal acquisition for all conditions of VIN and VOUT
when the circuit switches from the sample to the hold mode.
Transistor Q1 provides an extra stage of isolation between the
output of amplifier A1 and the hold capacitor CH1.
When selecting capacitors for use in a sample-and-hold circuit,
the designer should choose those types with low dielectric
absorption and low temperature coefficients. Silvered-mica
capacitors exhibit low (0 to 100 ppm/
°C) temperature coeffi-
cients and will still work in temperatures exceeding 200
°C. It is
also recommend that the user test the chosen capacitor to insure
that its value closely matches that printed on it since not all
capacitors are fully tested by their manufacturers for absolute
tolerance.
A high speed CB amplifier, A1, follows the input signal. U1, a
dual wideband “T” switch, connects the input buffer amp to
one of the two output amplifiers while selecting the complemen-
tary amplifier to drive the A/D input. For example, when
“select” is at logic high, A1 drives CH1, A2 tracks the input sig-
nal and the output of A3 is connected to the input of the A/D
converter. At the same time, A3 holds an analog value and its
output is connected to the input of the A/D converter. When the
select command goes to logic LOW, the two output amplifiers
alternate functions.
Since the input to the A/D converter is the alternated “held”
outputs from A1 and A2, the offset voltage mismatch of the two
amplifiers will show up as nonlinearity and, therefore, distortion
in the output signal. To minimize this, potentiometers can be
used to adjust the offsets of the output amplifiers until they are
A PING-PONG S/H AMPLIFIER
For improved throughput over the circuit of Figure 25, a “ping-
pong” architecture may be used. A ping-pong circuit overcomes
some of the problems associated with high speed S/H amplifiers
by allowing the use of a larger hold capacitor for a given sample
rate: this will reduce the associated feedthrough, droop and ped-
estal errors.
Figure 26 illustrates a simple, four-chip ping-pong sample-and-
hold amplifier circuit. This design increases throughput by using
one channel to acquire a new sample while another channel
holds the previous sample. Instead of having to reacquire the
signal when switching from hold to sample mode, it alternately
connects the outputs from Channel 1 or from Channel 2 to the
A/D converter. In this case, the throughput is the slew rate and
settling time of the output amplifiers, A2 and A3.
Figure 25. A Fast Switching Sample-and-Hold Amplifier


类似零件编号 - AD843SQ

制造商部件名数据表功能描述
logo
Analog Devices
AD843SQ AD-AD843SQ Datasheet
460Kb / 12P
   34 MHz, CBFET Fast Settling Op Amp
REV. D
More results

类似说明 - AD843SQ

制造商部件名数据表功能描述
logo
Analog Devices
AD843 AD-AD843_15 Datasheet
460Kb / 12P
   34 MHz, CBFET Fast Settling Op Amp
REV. D
AD843 AD-AD843_17 Datasheet
485Kb / 13P
   34 MHz, CBFET Fast Settling Op Amp
AD843JNZ AD-AD843JNZ Datasheet
460Kb / 12P
   34 MHz, CBFET Fast Settling Op Amp
REV. D
5962-9098001MPA AD-5962-9098001MPA Datasheet
460Kb / 12P
   34 MHz, CBFET Fast Settling Op Amp
REV. D
AD843SQ AD-AD843SQ Datasheet
460Kb / 12P
   34 MHz, CBFET Fast Settling Op Amp
REV. D
AD845 AD-AD845_17 Datasheet
222Kb / 13P
   Precision, 16 MHz CBFET Op Amp
AD845 AD-AD845 Datasheet
234Kb / 8P
   Precision, 16 MHz CBFET Op Amp
REV. D
AD845 AD-AD845_15 Datasheet
217Kb / 12P
   Precision, 16 MHz CBFET Op Amp
REV. E
AD845JRZ-16-REEL7 AD-AD845JRZ-16-REEL7 Datasheet
174Kb / 12P
   Precision, 16 MHz CBFET Op Amp
REV. E
AD845JNZ AD-AD845JNZ Datasheet
217Kb / 12P
   Precision, 16 MHz CBFET Op Amp
REV. E
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com