数据搜索系统,热门电子元器件搜索 |
|
AD8401CHIPS 数据表(PDF) 5 Page - Analog Devices |
|
AD8401CHIPS 数据表(HTML) 5 Page - Analog Devices |
5 / 12 page AD8401 –5– REV. 0 PIN DESCRIPTIONS Pin# Name Description 1VDD Positive Supply. Nominal value +5 volts. This pad requires 2 bonds for die assembly. The substrate is common with VDD. 2AGDAC Analog Ground for the DAC. There is a separate analog ground for the ADC. 3VOUT Voltage Output from the DAC. 4 NC No Connect. 5 A1 Address Input that controls multiplexer. See Table I for address decode. 6 RESET (RS) Active Low Digital Input that clears the DAC register to zero, setting the DAC to mini- mum scale. It also asynchronously clears the INT line of the ADC. 7–12, 14, 15 DB7 to DB0 Digital I/O Lines. DB7 (7) is the Most Significant Bit (MSB), for both the ADC and the DAC, and DB0 (15) is the Least Significant Bit (LSB). 13 DGND Digital Ground. 16 WR Rising Edge Triggered Write Input. Used to load data into the DAC register. 17 CS Chip Select. Active Low Input 18 RD Active Low Read Input. When this input is active, ADC data can be read from the part. RD going low starts the ADC conversion. 19 ST Falling Edge Triggered Start Input. Used for applications requiring precise sample tim- ing. The falling edge of ST starts the conversion and sets the BUSY low. The ST is not gated by CS. 20 BUSY ADC Active Low, Status Output. When the ADC is performing a conversion, the BUSY output is low. 21 INT Active Low Output. The Interrupt output notifies the system that the ADC has com- pleted its conversion. INT goes high on the rising edge of CS or RD. It will also be forced high when RESET is asserted. 22 CLK External Clock Input Pin. Accepts a TTL or 5 V CMOS input logic levels. 23 AGADC Analog ADC Ground 27–24 VINA, B, C, D Four Analog Inputs 28 A0 Address input that controls multiplexer. See Table I for address decode. PIN CONFIGURATION Top View (Not to Scale) 1 2 3 7 8 9 10 11 12 4 5 6 13 14 28 27 26 22 21 20 19 18 17 25 24 23 16 15 AD8401AR VDD AGDAC VOUT NC A1 DB7 DB6 DB5 DB4 DB3 DB2 DGND DB1 A0 VINA VINB VINC VIND AGADC CLK DB0 BUSY INT ST RD CS WR RS NC = NO CONNECT DICE CHARACTERISTICS 1 2 3 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 Die Size 91 X 121 mil = 11,011 sq mil 28 |
类似零件编号 - AD8401CHIPS |
|
类似说明 - AD8401CHIPS |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |