数据搜索系统,热门电子元器件搜索 |
|
AD8174AN 数据表(PDF) 2 Page - Analog Devices |
|
AD8174AN 数据表(HTML) 2 Page - Analog Devices |
2 / 16 page –2– REV. 0 AD8170/AD8174–SPECIFICATIONS (@ TA = +25 C, VS = 5 V, RL = 150 , G = +2, RF = 499 (AD8170R), RF = 549 (AD8174R) unless otherwise noted) AD8170A/AD8174A Parameter Conditions Min Typ Max Units SWITCHING CHARACTERISTICS Switching Time 1 Channel-to-Channel 50% Logic to 10% Output Settling IN0, IN2 = +0.5 V; IN1, IN3 = –0.5 V 7.5 ns 50% Logic to 90% Output Settling IN0, IN2 = +0.5 V; IN1, IN3 = –0.5 V 9.1 ns 50% Logic to 99.9% Output Settling IN0, IN2 = +0.5 V; IN1, IN3 = –0.5 V 25 ns ENABLE to Channel ON Time 2 (AD8174R) 50% Logic to 90% Output Settling IN0, IN2 = +0.5 V; IN1, IN3 = –0.5 V 17 ns ENABLE to Channel OFF Time 2 (AD8174R) 50% Logic to 90% Output Settling IN0, IN2 = +0.5 V; IN1, IN3 = –0.5 V 120 ns Shutdown to Channel ON Time 3 (AD8174R) 50% Logic to 90% Output Settling IN0, IN2 = +0.5 V; IN1, IN3 = –0.5 V 20 ns Shutdown to Channel OFF Time 3 (AD8174R) 50% Logic to 90% Output Settling IN0, IN2 = +0.5 V; IN1, IN3 = –0.5 V 115 ns Channel Switching Transient (Glitch) 4 All Inputs Grounded 138 /104 mV p-p DIGITAL INPUTS Logic “1” Voltage SELECT, A0, A1, ENABLE, SD Inputs, TMIN–TMAX 2.0 V Logic “0” Voltage SELECT, A0, A1, ENABLE, SD Inputs, TMIN–TMAX 0.8 V Logic “1” Input Current SELECT, A0, A1 Inputs, TMIN–TMAX 50 300 nA ENABLE , SD Inputs, TMIN–TMAX 15 µA Logic “0” Input Current SELECT, A0, A1 Inputs, TMIN–TMAX 35 µA ENABLE , SD Inputs, TMIN–TMAX 30 300 nA DYNAMIC PERFORMANCE –3 dB Bandwidth (Small Signal) 5 VO = 50 mV rms, RL = 100 Ω 250 MHz –3 dB Bandwidth (Large Signal) 5 VO = 1 V rms, RL = 100 Ω 100 MHz 0.1 dB Bandwidth 5 VO = 50 mV rms, RF = 499 Ω (AD8170R), RL = 100 Ω VO = 50 mV rms, RF = 549 Ω (AD8174R), RL = 100 Ω 85 MHz Rise and Fall Time (10% to 90%) 2 V Step 1.6 ns Slew Rate 2 V Step 1000 V/ µs Settling Time to 0.1% 2 V Step 15 ns DISTORTION/NOISE PERFORMANCE Differential Gain ƒ = 3.58 MHz 0.02 % Differential Phase ƒ = 3.58 MHz 0.05 Degrees All Hostile Crosstalk 6 AD8170R ƒ = 5 MHz, RL = 100 Ω –80 dB ƒ = 30 MHz, RL = 100 Ω –65 dB All Hostile Crosstalk 6 AD8174R ƒ = 5 MHz, RL = 100 Ω –78 dB ƒ = 30 MHz, RL = 100 Ω –63 dB Disable Isolation 7 AD8174R ƒ = 5 MHz, RL = 100 Ω –88 dB ƒ = 30 MHz, RL = 100 Ω –72 dB Shutdown Isolation 8 AD8174R ƒ = 5 MHz, RL = 100 Ω –92 dB ƒ = 30 MHz, RL = 100 Ω –77 dB Input Voltage Noise ƒ = 10 kHz to 30 MHz 10 nV/ √Hz +Input Current Noise ƒ = 10 kHz to 30 MHz 1.6 pA/ √Hz –Input Current Noise ƒ = 10 kHz to 30 MHz 8.5 pA/ √Hz Total Harmonic Distortion ƒC = 10 MHz, VO = 2 V p-p, RL = 150 Ω –60 dBc ƒC = 10 MHz, VO = 2 V p-p, RL = 1 kΩ –72 dBc DC/TRANSFER CHARACTERISTICS Transresistance 400 600 k Ω Open-Loop Voltage Gain 2000 6000 V/V Gain Accuracy 9 G = +1, RF = 1 kΩ 0.4 % Gain Matching Channel-to-Channel 0.05 % Input Offset Voltage 59 mV TMIN to TMAX 12 mV Input Offset Voltage Matching Channel-to-Channel 1.5 5 mV Input Offset Voltage Drift 11 µV/°C Input Bias Current (+) Switch Input 7 15 µA TMIN to TMAX 15 µA (–) Buffer Input 3 10 µA TMIN to TMAX 14 µA Input Bias Current Drift (+) Switch and (–) Buffer Input 20 nA/ °C |
类似零件编号 - AD8174AN |
|
类似说明 - AD8174AN |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |