AD808-622BRRL datasheet(3/12 Pages) AD

部件名	AD808-622BRRL

功能描述	Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming

Download	12 Pages

Scroll/Zoom	100%

制造商	AD [Analog Devices]

网页	http://www.analog.com

标志

3 / 12 page

AD808

REV. 0

–3–

ABSOLUTE MAXIMUM RATINGS

1

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +8 V

Input Voltage (Pin 12 or Pin 13) . . . . . . . . . . . . . . VCC + 0.6 V

Maximum Junction Temperature . . . . . . . . . . . . . . . . +165

°C

Storage Temperature Range . . . . . . . . . . . . . –65

°C to +150°C

Lead Temperature Range (Soldering 10 sec) . . . . . . . . +300

°C

ESD Rating (Human Body Model) . . . . . . . . . . . . . . . . 1500 V

NOTES

1Stresses above those listed under Absolute Maximum Ratings may cause perma-

nent damage to the device. This is a stress rating only; functional operation of the

device at these or any other conditions above those indicated in the operational

section of this specification is not implied. Exposure to absolute maximum rating

conditions for extended periods may affect device reliability.

Thermal Characteristics:

16-Lead Narrow Body SOIC Package:

θ

JA = 110°C/Watt.

NOISE

OFFSET

OVERDRIVE

SENSITIVITY

INPUT (V)

OUTPUT

1

0

Figure 1. Input Sensitivity, Input Overdrive

DATAOUT 50%

(PIN 2)

CLKOUT 50%

(PIN 5)

SETUP TIME

HOLD TIME

tSU

tH

RECOVERED

CLOCK SKEW

tRCS

Figure 2. Setup and Hold Time

PIN FUNCTION DESCRIPTIONS

No.

Mnemonic

Description

1

DATAOUTN

Differential Retimed Data Output

2

DATAOUTP

Differential Retimed Data Output

3VCC2

Digital VCC for ECL Outputs

4

CLKOUTN

Differential Recovered Clock Output

5

CLKOUTP

Differential Recovered Clock Output

6VCC1

Digital VCC for Internal Logic

7

CF1

Loop Damping Capacitor

8

CF2

Loop Damping Capacitor

9AVEE

Analog VEE

10

THRADJ

Level Detect Threshold Adjust

11

AVCC1

Analog VCC for PLL

12

NIN

Quantizer Differential Input

13

Quantizer Differential Input

14

AVCC2

Analog VCC for Quantizer

15

SDOUT

Signal Detect Output

16

VEE

Digital VEE for Internal Logic

PIN CONFIGURATION

TOP VIEW

(Not to Scale)

16

15

14

13

12

11

10

9

1

2

3

4

5

6

7

8

DATAOUTN

DATAOUTP

VCC2

CLKOUTN

CLKOUTP

VCC1

CF1

CF2

VEE

SDOUT

AVCC2

NIN

AVCC1

THRADJ

AVEE

AD808

ORDERING GUIDE

Model

Temperature Range

Package Description

Package Option

AD808-622BR

–40

°C to +85°C

16-Pin Narrowbody SOIC

R-16A

AD808-622BRRL7

–40

°C to +85°C

750 Pieces, 7" Reel

R-16A

AD808-622BRRL

–40

°C to +85°C

2500 Pieces, 13" Reel

R-16A

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily

accumulate on the human body and test equipment and can discharge without detection.

Although the AD808 features proprietary ESD protection circuitry, permanent damage may

occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD

precautions are recommended to avoid performance degradation or loss of functionality.

WARNING!

ESD SENSITIVE DEVICE

类似零件编号 - AD808-622BRRL

制造商	部件名	数据表	功能描述
Analog Devices	AD808	153Kb / 12P	Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming REV. 0

More results

类似说明 - AD808-622BRRL

制造商	部件名	数据表	功能描述
Analog Devices	AD807	472Kb / 12P	Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming REV. B
	AD807	472Kb / 12P	Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming REV. B
	AD807	226Kb / 12P	Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming REV. A
	AD808	153Kb / 12P	Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming REV. 0
Agere Systems	1345	98Kb / 12P	1345-Type Receiver with Clock Recovery and Data Retiming
Micro Linear Corporatio...	ML4622	170Kb / 8P	Fiber Optic Data Quantizer
Analog Devices	AD800	141Kb / 12P	Clock Recovery and Data Retiming Phase-Locked Loop REV. B
	AD802	141Kb / 12P	Clock Recovery and Data Retiming Phase-Locked Loop REV. B
	AD800	253Kb / 12P	Clock Recovery and Data Retiming Phase-Locked Loop REV. B
Infineon Technologies A...	FOA3251B1	600Kb / 25P	High Speed Clock and Data Recovery for Fiber Optic Applications V1.0, Aug. 1999