数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7715 数据表(PDF) 10 Page - Analog Devices

部件名 AD7715
功能描述  3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7715 数据表(HTML) 10 Page - Analog Devices

Back Button AD7715 Datasheet HTML 6Page - Analog Devices AD7715 Datasheet HTML 7Page - Analog Devices AD7715 Datasheet HTML 8Page - Analog Devices AD7715 Datasheet HTML 9Page - Analog Devices AD7715 Datasheet HTML 10Page - Analog Devices AD7715 Datasheet HTML 11Page - Analog Devices AD7715 Datasheet HTML 12Page - Analog Devices AD7715 Datasheet HTML 13Page - Analog Devices AD7715 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 31 page
background image
REV. C
AD7715
–10–
Setup Register (RS1, RS0 = 0, 1); Power On/Reset Status: 28 Hex
The Setup Register is an eight-bit register from which data can either be read or to which data can be written. This register controls
the setup which the device is to operate in such as the calibration mode, output rate, unipolar/bipolar operation etc. Table III out-
lines the bit designations for the Setup Register.
Table III. Setup Register
MD1
MD0
CLK
FS1
FS0
B/U
BUF
FSYNC
MD1
MD0
Operating Mode
0
0
Normal Mode; this is the normal mode of operation of the device whereby the device is performing normal
conversions. This is the default condition of these bits after Power-On or RESET.
0
1
Self-Calibration; this activates self-calibration on the part. This is a one step calibration sequence and when
complete the part returns to Normal Mode with MD1 and MD0 returning to 0, 0. The
DRDY output or bit
goes high when calibration is initiated and returns low when this self-calibration is complete and a new valid
word is available in the data register. The zero-scale calibration is performed at the selected gain on internally
shorted (zeroed) inputs and the full-scale calibration is performed at the selected gain on an internally
generated VREF/Selected Gain.
1
0
Zero-Scale System Calibration; this activates zero-scale system calibration on the part. Calibration is per-
formed at the selected gain on the input voltage provided at the analog input during this calibration sequence.
This input voltage should remain stable for the duration of the calibration. The
DRDY output or bit goes
high when calibration is initiated and returns low when this zero-scale calibration is complete and a new valid
word is available in the data register. At the end of the calibration, the part returns to Normal Mode with
MD1 and MD0 returning to 0, 0.
1
1
Full-Scale System Calibration; this activates full-scale system calibration on the part. Calibration is per-
formed at the selected gain on the input voltage provided at the analog input during this calibration sequence.
This input voltage should remain stable for the duration of the calibration. Once again, the
DRDY output or
bit goes high when calibration is initiated and returns low when this full-scale calibration is complete and a
new valid word is available in the data register. At the end of the calibration, the part returns to Normal
Mode with MD1 and MD0 returning to 0, 0.
CLK
Clock Bit. This bit should be set in accordance with the operating frequency of the AD7715. If the device has
a master clock frequency of 2.4576 MHz, then this bit should be set to a 1. If the device has a master clock
frequency of 1 MHz, then this bit should be set to a 0. This bit sets up the correct scaling currents for a given
master clock and also chooses (along with FS1 and FS0) the output update rate for the device. If this bit is
not set correctly for the master clock frequency of the device, then the device may not operate to specifica-
tion. The default value for this bit after power-on or RESET is 1.
FS1, FS0
Filter Selection Bits. Along with the CLK bit, FS1 and FS0 determine the output update rate, filter first
notch and –3 dB frequency as outlined in Table IV. The on-chip digital filter provides a Sinc3 (or (Sinx/x)3 )
filter response. In association with the gain selection, it also determines the output noise (and hence the
resolution) of the device. Changing the filter notch frequency, as well as the selected gain, impacts resolution.
Tables V through XII show the effect of the filter notch frequency and gain on the output noise and effective
resolution of the part. The output data rate (or effective conversion time) for the device is equal to the fre-
quency selected for the first notch of the filter. For example, if the first notch of the filter is selected at 50 Hz
then a new word is available at a 50 Hz rate or every 20 ms. If the first notch is at 500 Hz, a new word is
available every 2 ms. The default value for these bits is 1, 0.
The settling-time of the filter to a full-scale step input change is worst case 4
× 1/(output data rate). For
example, with the first filter notch at 50 Hz, the settling time of the filter to a full-scale step input change is
80 ms max. If the first notch is at 500 Hz, the settling time of the filter to a full-scale input step is 8 ms max.
This settling-time can be reduced to 3
× 1/(output data rate) by synchronizing the step input change to a
reset of the digital filter. In other words, if the step input takes place with the FSYNC bit high, the settling-
time time will be 3
× 1/(output data rate) from when FSYNC returns low.
The –3 dB frequency is determined by the programmed first notch frequency according to the relationship:
filter –3 dB frequency = 0.262
× filter first notch frequency.


类似零件编号 - AD7715

制造商部件名数据表功能描述
logo
Analog Devices
AD7715 AD-AD7715 Datasheet
897Kb / 41P
   16-Bit, Sigma-Delta ADC
AD7715ACHIPS-3 AD-AD7715ACHIPS-3 Datasheet
495Kb / 40P
   3 V/5 V, 450 關A 16-Bit, Sigma-Delta ADC
REV. D
AD7715ACHIPS-3 AD-AD7715ACHIPS-3 Datasheet
495Kb / 40P
   3 V/5 V, 450 muA 16-Bit, Sigma-Delta ADC
REV. D
AD7715ACHIPS-3 AD-AD7715ACHIPS-3 Datasheet
897Kb / 41P
   16-Bit, Sigma-Delta ADC
AD7715ACHIPS-5 AD-AD7715ACHIPS-5 Datasheet
495Kb / 40P
   3 V/5 V, 450 關A 16-Bit, Sigma-Delta ADC
REV. D
More results

类似说明 - AD7715

制造商部件名数据表功能描述
logo
Analog Devices
AD7715AR5 AD-AD7715AR5 Datasheet
495Kb / 40P
   3 V/5 V, 450 muA 16-Bit, Sigma-Delta ADC
REV. D
AD7715 AD-AD7715_10 Datasheet
495Kb / 40P
   3 V/5 V, 450 關A 16-Bit, Sigma-Delta ADC
REV. D
AD7707 AD-AD7707 Datasheet
316Kb / 40P
   3 V/5 V, -10 V Input Range, 1 mW 3-Channel 16-Bit, Sigma-Delta ADC
REV. A
AD7707 AD-AD7707_15 Datasheet
693Kb / 52P
   3-Channel 16-Bit, Sigma-Delta ADC
REV. B
AD7707 AD-AD7707_17 Datasheet
775Kb / 53P
   3-Channel 16-Bit, Sigma-Delta ADC
AD7715 AD-AD7715_15 Datasheet
495Kb / 40P
   16-Bit, Sigma-Delta ADC
REV. D
AD7715 AD-AD7715_17 Datasheet
897Kb / 41P
   16-Bit, Sigma-Delta ADC
AD7705 AD-AD7705 Datasheet
264Kb / 32P
   3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
REV. A
AD7705 AD-AD7705_06 Datasheet
401Kb / 44P
   3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs
REV. C
ADUM7703 AD-ADUM7703_V01 Datasheet
353Kb / 22P
   16-Bit, Isolated, Sigma-Delta ADC
Rev. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com