数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7713AN 数据表(PDF) 8 Page - Analog Devices

部件名 AD7713AN
功能描述  LC2MOS Loop-Powered Signal Conditioning ADC
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7713AN 数据表(HTML) 8 Page - Analog Devices

Back Button AD7713AN Datasheet HTML 4Page - Analog Devices AD7713AN Datasheet HTML 5Page - Analog Devices AD7713AN Datasheet HTML 6Page - Analog Devices AD7713AN Datasheet HTML 7Page - Analog Devices AD7713AN Datasheet HTML 8Page - Analog Devices AD7713AN Datasheet HTML 9Page - Analog Devices AD7713AN Datasheet HTML 10Page - Analog Devices AD7713AN Datasheet HTML 11Page - Analog Devices AD7713AN Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
REV. C
–8–
AD7713
Pin
Mnemonic
Function
21
DRDY
Logic output. A falling edge indicates that a new output word is available for transmission. The DRDY pin
will return high upon completion of transmission of a full output word. DRDY is also used to indicate
when the AD7713 has completed its on-chip calibration sequence.
22
SDATA
Serial Data. Input/Output with serial data being written to either the control register or the calibration
registers and serial data being accessed from the control register, calibration registers or the data register.
During an output data read operation, serial data becomes active after RFS goes low (provided DRDY is
low). During a write operation, valid serial data is expected on the rising edges of SCLK when TFS is low.
The output data coding is natural binary for unipolar inputs and offset binary for bipolar inputs.
23
DVDD
Digital Supply Voltage, +5 V. DVDD should not exceed AVDD by more than 0.3 V in normal operation.
24
DGND
Ground reference point for digital circuitry.
TERMINOLOGY
INTEGRAL NONLINEARITY
This is the maximum deviation of any code from a straight line
passing through the endpoints of the transfer function. The end-
points of the transfer function are zero scale (not to be confused
with bipolar zero), a point 0.5 LSB below the first code transi-
tion (000 . . . 000 to 000 . . . 001) and full scale, a point 0.5 LSB
above the last code transition (111 . . . 110 to 111 . . . 111). The
error is expressed as a percentage of full scale.
POSITIVE FULL-SCALE ERROR
Positive full-scale error is the deviation of the last code transi-
tion (111 . . . 110 to 111 . . . 111) from the ideal input full-scale
voltage. For AIN1(+) and AIN2(+), the ideal full-scale input
voltage is (AIN1(–) + VREF/GAIN – 3/2 LSBs) where AIN(–) is
either AIN1(–) or AIN2(–) as appropriate; for AIN3, the ideal
full-scale voltage is +4
× V
REF/GAIN – 3/2 LSBs. Positive full-
scale error applies to both unipolar and bipolar analog input
ranges.
UNIPOLAR OFFSET ERROR
Unipolar offset error is the deviation of the first code transition
from the ideal voltage. For AIN1(+) and AIN2(+), the ideal
input voltage is (AIN1(–) + 0.5 LSB); for AIN3, the ideal input
is 0.5 LSB when operating in the Unipolar Mode.
BIPOLAR ZERO ERROR
This is the deviation of the midscale transition (0111 ...111
to 1000 . . . 000) from the ideal input voltage. For AIN1(+) and
AIN2(+), the ideal input voltage is (AIN1(–) – 0.5 LSB); AIN3
can only accommodate unipolar input ranges.
BIPOLAR NEGATIVE FULL-SCALE ERROR
This is the deviation of the first code transition from the ideal
input voltage. For AIN1(+) and AIN2(+), the ideal input volt-
age is (AIN1(–) – VREF/GAIN + 0.5 LSB); AIN3 can only ac-
commodate unipolar input ranges.
POSITIVE FULL-SCALE OVERRANGE
Positive full-scale overrange is the amount of overhead available
to handle input voltages on AIN1(+) and AIN2(+) inputs
greater than (AIN1(–) + VREF/GAIN) or on AIN3 of greater
than +4
× V
REF /GAIN (for example, noise peaks or excess volt-
ages due to system gain errors in system calibration routines)
without introducing errors due to overloading the analog modu-
lator or to overflowing the digital filter.
NEGATIVE FULL-SCALE OVERRANGE
This is the amount of overhead available to handle voltages on
AIN1(+) and AIN2(+) below (AIN1(–) – VREF/GAIN) without
overloading the analog modulator or overflowing the digital filter.
OFFSET CALIBRATION RANGE
In the system calibration modes, the AD7713 calibrates its offset
with respect to the analog input. The offset calibration range
specification defines the range of voltages that the AD7713 can
accept and still calibrate offset accurately.
FULL-SCALE CALIBRATION RANGE
This is the range of voltages that the AD7713 can accept in the
system calibration mode and still calibrate full scale correctly.
INPUT SPAN
In system calibration schemes, two voltages applied in sequence
to the AD7713’s analog input define the analog input range.
The input span specification defines the minimum and maxi-
mum input voltages from zero to full scale that the AD7713 can
accept and still calibrate gain accurately.


类似零件编号 - AD7713AN

制造商部件名数据表功能描述
logo
Analog Devices
AD7713AN AD-AD7713AN Datasheet
271Kb / 28P
   LC2MOS Loop-Powered Signal Conditioning ADC
REV. D
AD7713AN AD-AD7713AN Datasheet
271Kb / 28P
   LC2MOS Loop-Powered Signal Conditioning ADC
REV. D
AD7713AN AD-AD7713AN Datasheet
271Kb / 28P
   Loop-Powered Signal Conditioning ADC
REV. D
AD7713AN AD-AD7713AN Datasheet
330Kb / 29P
   Loop-Powered Signal Conditioning ADC
AD7713ANZ AD-AD7713ANZ Datasheet
271Kb / 28P
   Loop-Powered Signal Conditioning ADC
REV. D
More results

类似说明 - AD7713AN

制造商部件名数据表功能描述
logo
Analog Devices
AD7713ARZ AD-AD7713ARZ Datasheet
271Kb / 28P
   LC2MOS Loop-Powered Signal Conditioning ADC
REV. D
AD7713ARZ AD-AD7713ARZ Datasheet
271Kb / 28P
   LC2MOS Loop-Powered Signal Conditioning ADC
REV. D
AD7713 AD-AD7713_17 Datasheet
330Kb / 29P
   Loop-Powered Signal Conditioning ADC
AD7713ANZ AD-AD7713ANZ Datasheet
271Kb / 28P
   Loop-Powered Signal Conditioning ADC
REV. D
AD7713 AD-AD7713_15 Datasheet
271Kb / 28P
   Loop-Powered Signal Conditioning ADC
REV. D
AD7712 AD-AD7712 Datasheet
229Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. E
AD7712 AD-AD7712_04 Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7712ANZ AD-AD7712ANZ Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7712ARZ AD-AD7712ARZ Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7712ANZ AD-AD7712ANZ Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com