数据搜索系统,热门电子元器件搜索 |
|
AD7376AN1M 数据表(PDF) 10 Page - Analog Devices |
|
AD7376AN1M 数据表(HTML) 10 Page - Analog Devices |
10 / 12 page AD7376 –10– REV. 0 The data setup and data hold times in the specification table determine the data valid time requirements. The last seven bits of the data word entered into the serial register are held when CS returns high. At the same time CS goes high it transfers the 7-bit data to the VR latch. SHDN SDI CLK CK D Q RS CS SERIAL REGISTER RS SDO Figure 42. Detail SDO Output Schematic of the AD7376 All digital inputs are protected with a series input resistor and parallel Zener ESD structure shown in Figure 43. Applies to digital input pins CS, SDI, SDO, RS, SHDN, CLK 100 VDD LOGIC Figure 43. Equivalent ESD Protection Circuit VSS A,B,W VDD Figure 44. Equivalent ESD Protection Analog Pins |
类似零件编号 - AD7376AN1M |
|
类似说明 - AD7376AN1M |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |