数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7393 数据表(PDF) 9 Page - Analog Devices

部件名 AD7393
功能描述  3 V, Parallel Input Micropower 10- and 12-Bit DACs
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7393 数据表(HTML) 9 Page - Analog Devices

Back Button AD7393 Datasheet HTML 3Page - Analog Devices AD7393 Datasheet HTML 4Page - Analog Devices AD7393 Datasheet HTML 5Page - Analog Devices AD7393 Datasheet HTML 6Page - Analog Devices AD7393 Datasheet HTML 7Page - Analog Devices AD7393 Datasheet HTML 8Page - Analog Devices AD7393 Datasheet HTML 9Page - Analog Devices AD7393 Datasheet HTML 10Page - Analog Devices AD7393 Datasheet HTML 11Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 9 / 11 page
background image
AD7392/AD7393
–9–
REV. A
RESET (
RS) PIN
Forcing the asynchronous
RS pin low will set the DAC register
to all zeros and the DAC output voltage will be zero volts. The
reset function is useful for setting the DAC outputs to zero at
power-up or after a power supply interruption. Test systems and
motor controllers are two of many applications that benefit from
powering up to a known state. The external reset pulse can be
generated by the microprocessor’s power-on RESET signal, by
an output from the microprocessor or by an external resistor
and capacitor. RESET has a Schmitt trigger input which results
in a clean reset function when using external resistor/capacitor
generated pulses. See the Control-Logic Truth Table I.
POWER SHUTDOWN (
SHDN)
Maximum power savings can be achieved by using the power
shutdown control function. This hardware activated feature is
controlled by the active low input
SHDN pin. This pin has a
Schmitt trigger input that helps desensitize it to slowly changing
inputs. By placing a logic low on this pin, the internal consump-
tion of the AD7392 or AD7393 is reduced to nanoamp levels,
guaranteed to 1.5
µA maximum over the operating temperature
range. If power is present at all times on the VDD pin while in
the shutdown mode, the internal DAC register will retain the
last programmed data value. The digital interface is still active
in shutdown, so that code changes can be made that will pro-
duce new DAC settings when the device is taken out of shut-
down. This data will be used when the part is returned to the
normal active state by placing the DAC back to its programmed
voltage setting. Figure 23 shows a plot of shutdown recovery
time with both IDD and VOUT displayed. In the shutdown state
the DAC output amplifier exhibits an open-circuit high resis-
tance state. Any load connected will stabilize at its termination
voltage. If the power shutdown feature is not needed, the user
should tie the
SHDN pin to the V
DD voltage thereby disabling
this function.
INPUT LOGIC LEVELS
All digital inputs are protected with a Zener-type ESD protec-
tion structure (Figure 28) that allows logic input voltages to
exceed the VDD supply voltage. This feature can be useful if the
user is driving one or more of the digital inputs with a 5 V
CMOS logic input-voltage level while operating the AD7392/
AD7393 on a +3 V power supply. If this mode of interface is
used, make sure that the VOL of the 5 V CMOS meets the VIL
input requirement of the AD7392/AD7393 operating at 3 V.
See Figure 12 for a graph for digital logic input threshold versus
operating VDD supply voltage.
VDD
LOGIC
IN
GND
1k
Figure 28. Equivalent Digital Input ESD Protection
In order to minimize power dissipation from input-logic levels
that are near the VIH and VIL logic input voltage specifications, a
Schmitt trigger design was used that minimizes the input-buffer
current consumption compared to traditional CMOS input
stages. Figure 11 shows a plot of incremental input voltage
versus supply current, showing that negligible current consump-
tion takes place when logic levels are in their quiescent state.
The normal cross over current still occurs during logic transi-
tions. A secondary advantage of this Schmitt trigger is the pre-
vention of false triggers that would occur with slow moving logic
transitions when a standard CMOS logic interface or opto-
isolators are used. The logic inputs DB11–DB0,
CS, RS, SHDN
all contain the Schmitt trigger circuits.
DIGITAL INTERFACE
The AD7392/AD7393 have a parallel data input. A functional
block diagram of the digital section is shown in Figure 4, while
Table I contains the truth table for the logic control inputs.
The chip select (
CS) pin controls loading of data from the data
inputs on pins DB11–DB0. This active low input places the
input register into a transparent state allowing the data inputs to
directly change the DAC ladder values. When
CS returns to
logic high within the data setup and hold time specifications, the
new value of data in the input-register will be latched. See Truth
Table for complete set of conditions.


类似零件编号 - AD7393

制造商部件名数据表功能描述
logo
Analog Devices
AD7393AN AD-AD7393AN Datasheet
458Kb / 20P
   3 V, Parallel Input Micropower 10-/12-Bit DACs
REV. C
AD7393AR AD-AD7393AR Datasheet
458Kb / 20P
   3 V, Parallel Input Micropower 10-/12-Bit DACs
REV. C
AD7393ARZ AD-AD7393ARZ Datasheet
458Kb / 20P
   3 V, Parallel Input Micropower 10-/12-Bit DACs
REV. C
AD7393 AD-AD7393_15 Datasheet
458Kb / 20P
   3 V, Parallel Input Micropower 10-/12-Bit DACs
REV. C
More results

类似说明 - AD7393

制造商部件名数据表功能描述
logo
Analog Devices
AD7392 AD-AD7392_15 Datasheet
458Kb / 20P
   3 V, Parallel Input Micropower 10-/12-Bit DACs
REV. C
AD7393 AD-AD7393_15 Datasheet
458Kb / 20P
   3 V, Parallel Input Micropower 10-/12-Bit DACs
REV. C
AD7392AR-REEL AD-AD7392AR-REEL Datasheet
458Kb / 20P
   3 V, Parallel Input Micropower 10-/12-Bit DACs
REV. C
AD7391ANZ AD-AD7391ANZ Datasheet
203Kb / 12P
   3 V Serial-Input Micropower 10-Bit and 12-Bit DACs
REV. A
AD7390 AD-AD7390 Datasheet
203Kb / 12P
   3 V Serial-Input Micropower 10-Bit and 12-Bit DACs
REV. A
AD7391 AD-AD7391_15 Datasheet
203Kb / 12P
   3 V Serial-Input Micropower 10-Bit and 12-Bit DACs
REV. A
AD7390 AD-AD7390_15 Datasheet
203Kb / 12P
   3 V Serial-Input Micropower 10-Bit and 12-Bit DACs
REV. A
AD7397ARUZ AD-AD7397ARUZ Datasheet
216Kb / 12P
   3 V, Parallel Input Dual 12-Bit /10-Bit DACs
REV. 0
AD7396 AD-AD7396_15 Datasheet
229Kb / 12P
   3 V, Parallel Input Dual 12-Bit /10-Bit DACs
REV. 0
AD7397 AD-AD7397_15 Datasheet
229Kb / 12P
   3 V, Parallel Input Dual 12-Bit /10-Bit DACs
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com