数据搜索系统,热门电子元器件搜索 |
|
AD7390 数据表(PDF) 2 Page - Analog Devices |
|
AD7390 数据表(HTML) 2 Page - Analog Devices |
2 / 12 page AD7390/AD7391–SPECIFICATIONS AD7390 ELECTRICAL CHARACTERISTICS Parameter Symbol Conditions 3 V 10% 5 V 10% Units STATIC PERFORMANCE Resolution1 N 12 12 Bits Relative Accuracy2 INL TA = 25 °C 1.6 1.6 LSB max Relative Accuracy2 INL TA = 40 °C, 85°C 2.0 2 LSB max Differential Nonlinearity2 DNL TA = 25 °C, Monotonic 0.9 0.9 LSB max Differential Nonlinearity2 DNL Monotonic 1 1 LSB max Zero-Scale Error VZSE Data = 000H 4.0 4.0 mV max Full-Scale Voltage Error VFSE TA = 25 °C, 85°C, Data = FFF H 8 8 mV max Full-Scale Voltage Error VFSE TA = 40 °C, Data = FFF H 20 20 mV max Full-Scale Tempco3 TCVFS 16 16 ppm/ °C typ REFERENCE INPUT VREF IN Range VREF 0/VDD 0/VDD V min/max Input Resistance RREF 2.5 2.5 M Ω typ4 Input Capacitance 3 CREF 5 5 pF typ ANALOG OUTPUT Output Current (Source) IOUT Data = 800H, ∆V OUT = 5 LSB 1 1 mA typ Output Current (Sink) IOUT Data = 800H, ∆V OUT = 5 LSB 3 3 mA typ Capacitive Load3 CL No Oscillation 100 100 pF typ LOGIC INPUTS Logic Input Low Voltage VIL 0.5 0.8 V max Logic Input High Voltage VIH VDD 0.6 VDD 0.6 V min Input Leakage Current IIL 10 10 µA max Input Capacitance3 CIL 10 10 pF max INTERFACE TIMING 3, 5 Clock Width High tCH 50 30 ns min Clock Width Low tCL 50 30 ns min Load Pulse Width tLDW 30 20 ns min Data Setup tDS 10 10 ns min Data Hold tDH 30 15 ns min Clear Pulse Width tCLRW 15 15 ns min Load Setup tLD1 30 15 ns min Load Hold tLD2 40 20 ns min AC CHARACTERISTICS6 Output Slew Rate SR Data = 000H to FFFH to 000H 0.05 0.05 V/ µs typ Settling Time tS To 0.1% of Full Scale 70 60 µs typ DAC Glitch Q Code 7FFH to 800H to 7FFH 65 65 nVs typ Digital Feedthrough Q 15 15 nVs typ Feedthrough VOUT/VREF VREF = 1.5 VDC 1 V p-p, 63 63 dB typ Data = 000H, f = 100 kHz SUPPLY CHARACTERISTICS Power Supply Range VDD RANGE DNL < 1 LSB 2.7/5.5 2.7/5.5 V min/max Positive Supply Current IDD VIL = 0 V, No Load, TA = 25°C55 55 µA typ Positive Supply Current IDD VIL = 0 V, No Load 100 100 µA max Power Dissipation PDISS VIL = 0 V, No Load 300 500 µW max Power Supply Sensitivity PSS ∆V DD = 5% 0.003 0.006 %/% max NOTES 1One LSB = V REF/4096 V for the 12-bit AD7390. 2The first two codes (000 H, 001H) are excluded from the linearity error measurement. 3These parameters are guaranteed by design and not subject to production testing. 4Typicals represent average readings measured at 25 °C. 5All input control signals are specified with t R = tF = 2 ns (10% to 90% of 3 V) and timed from a voltage level of 1.6 V. 6The settling time specification does not apply for negative going transitions within the last 3 LSBs of ground. Specifications subject to change without notice. REV. 0 –2– (@ VREF IN = 2.5 V, 40 C < TA < 85 C, unless otherwise noted) |
类似零件编号 - AD7390 |
|
类似说明 - AD7390 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |