数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD679KN 数据表(PDF) 9 Page - Analog Devices

部件名 AD679KN
功能描述  14-Bit 128 kSPS Complete Sampling ADC
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD679KN 数据表(HTML) 9 Page - Analog Devices

Back Button AD679KN Datasheet HTML 4Page - Analog Devices AD679KN Datasheet HTML 5Page - Analog Devices AD679KN Datasheet HTML 6Page - Analog Devices AD679KN Datasheet HTML 7Page - Analog Devices AD679KN Datasheet HTML 8Page - Analog Devices AD679KN Datasheet HTML 9Page - Analog Devices AD679KN Datasheet HTML 10Page - Analog Devices AD679KN Datasheet HTML 11Page - Analog Devices AD679KN Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 9 / 12 page
background image
AD679
REV. C
–9–
INPUT CONNECTIONS AND CALIBRATION
The high (10 M
Ω) input impedance of the AD679 eases the
task of interfacing to high source impedances or multiplexer
channel-to-channel mismatches of up to 300
Ω. The 10 V p-p
full-scale input range accepts the majority of signal voltages
without the need for voltage divider networks which could dete-
riorate the accuracy of the ADC.
The AD679 is factory trimmed to minimize offset, gain and lin-
earity errors. In unipolar mode, the only external component
that is required is a 50
Ω ±1% resistor. Two resistors are re-
quired in bipolar mode. If offset and gain are not critical (as in
some ac applications), even these components can be eliminated.
In some applications, offset and gain errors need to be trimmed
out completely. The following sections describe the correct pro-
cedure for these various situations.
BIPOLAR RANGE INPUTS
The connections for the bipolar mode are shown in Figure 5. In
this mode, data output coding will be twos complement binary.
This circuit will allow approximately
±25 mV of offset trim
range (
±40 LSB) and ±0.5% of gain trim range (±80 LSB).
Either or both of the trim pots can be replaced with 50
Ω ±1%
fixed resistors if the AD679 accuracy limits are sufficient for ap-
plication. If the pins are shorted together, the additional offset
and gain errors will be approximately 80 LSB.
To trim bipolar zero to its nominal value, apply a signal 1/2 LSB
below midrange (–0.305 mV for a
±5 V range) and adjust R1
until the major carry transition is located (11 1111 1111 1111 to
00 0000 0000 0000). To trim the gain, apply a signal 1 1/2 LSB
below full scale (+4.9991 V for a
±5 V range) and adjust R2 to
give the last positive transition (01 1111 1111 1110 to 01 1111
1111 1111). These trims are interactive so several iterations may
be necessary for convergence.
A single pass calibration can be done by substituting a bipolar
offset trim (error at minus full scale) for the bipolar zero trim
(error at midscale), using the same circuit. First, apply a signal
1/2 LSB above minus full scale (–4.9997 V for a
±5 V range)
and adjust R1 until the minus full-scale transition is located
(10 0000 0000 0000 to 10 000 000 0001). Then perform the
gain error trim as outlined above.
Figure 5. Bipolar Input Connections with Gain and
Offset Trims
UNIPOLAR RANGE INPUTS
Offset and gain errors can be trimmed out by using the configu-
ration shown in Figure 6. This circuit allows approximately
±25 mV of offset trim range (±40 LSB) and ±0.5% of gain trim
range (
±80 LSB).
The nominal offset is 1/2 LSB so that the analog range that cor-
responds to each code will be centered in the middle of that
code (halfway between the transitions to the codes above and
below it). Thus the first transition (from 00 0000 0000 0000 to
00 0000 0000 0001) should nominally occur for an input level
of +1/2 LSB (0.305 mV above ground for a 10 V range). To
trim unipolar zero to this nominal value, apply a 0.305 mV sig-
nal to AIN and adjust R1 until the first transition is located.
The gain trim is done by adjusting R2. If the nominal value is
required, apply a signal 1 1/2 LSB below full scale (9.9997 V for
a 10 V range) and adjust R2 until the last transition is located
(11 1111 1111 1110 to 11 1111 1111 1111).
If offset adjustment is not required, BIPOFF should be con-
nected directly to AGND. If gain adjustment is not required, R2
should be replaced with a fixed 50
Ω ±1% metal film resistor. If
REFOUT is connected directly to REFIN, the additional gain
error will be approximately 1%.
Figure 6. Unipolar Input Connections with Gain and
Offset Trims
REFERENCE DECOUPLING
It is recommended that a 10
µF tantalum capacitor be con-
nected between REFIN (Pin 9) and ground. This has the effect
of improving the S/N+D ratio through filtering possible broad-
band noise contributions from the voltage reference.
BOARD LAYOUT
Designing with high resolution data converters requires careful
attention to board layout. Trace impedance is a significant issue.
A 1.22 mA current through a 0.5
Ω trace will develop a voltage
drop of 0.6 mV, which is 1 LSB at the 14 bit level for a 10 V
full-scale span. In addition to ground drops, inductive and ca-
pacitive coupling need to be considered, especially when high
accuracy analog signals share the same board with digital sig-
nals. Finally, power supplies need to be decoupled in order to
filter out ac noise.
Analog and digital signals should not share a common path.
Each signal should have an appropriate analog or digital return
routed close to it. Using this approach, signal loops enclose a
small area, minimizing the inductive coupling of noise. Wide PC
tracks, large gauge wire, and ground planes are highly recom-
mended to provide low impedance signal paths. Separate analog


类似零件编号 - AD679KN

制造商部件名数据表功能描述
logo
Analog Devices
AD679KN AD-AD679KN Datasheet
161Kb / 16P
   14-Bit 128 kSPS Complete Sampling ADC
REV. D
More results

类似说明 - AD679KN

制造商部件名数据表功能描述
logo
Analog Devices
AD679 AD-AD679_15 Datasheet
161Kb / 16P
   14-Bit 128 kSPS Complete Sampling ADC
REV. D
AD779 AD-AD779 Datasheet
220Kb / 12P
   14-Bit 128 kSPS Complete Sampling ADC
REV. B
AD679 AD-AD679_04 Datasheet
161Kb / 16P
   14-Bit 128 kSPS Complete Sampling ADC
REV. D
AD679JNZ AD-AD679JNZ Datasheet
161Kb / 16P
   14-Bit 128 kSPS Complete Sampling ADC
REV. D
AD1679 AD-AD1679_15 Datasheet
4Mb / 12P
   14 BIT 100 KSPS COMPLETE SAMPLING ADC
AD678 AD-AD678_15 Datasheet
305Kb / 14P
   12-Bit 200 kSPS Complete Sampling ADC
REV. C
AD678 AD-AD678 Datasheet
311Kb / 14P
   12-Bit 200 kSPS Complete Sampling ADC
REV. C
AD7863 AD-AD7863 Datasheet
1Mb / 24P
   Simultaneous Sampling Dual 175 kSPS 14-Bit ADC
REV. B
AD7863 AD-AD7863_15 Datasheet
1Mb / 24P
   Simultaneous Sampling Dual 175 kSPS 14-Bit ADC
REV. B
AD7863 AD-AD7863_17 Datasheet
453Kb / 25P
   Simultaneous Sampling Dual 175 kSPS 14-Bit ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com