数据搜索系统,热门电子元器件搜索 |
|
AD6620S 数据表(PDF) 8 Page - Analog Devices |
|
AD6620S 数据表(HTML) 8 Page - Analog Devices |
8 / 43 page AD6620 –8– REV. 0 SERIAL PORT: BUS MASTER RESET with PAR/SER = “0” establishes Serial Port active. SBM = “1” puts AD6620 in Serial Bus Master mode SCLK is output; SDFS is output. tSCLKD tSCLKL tSCLKH CLK SCLK tSCLK Figure 9. SCLK Switching Characteristics tSSI tHSI DATA SDI SCLK Figure 10. Serial Input Data Timing Requirements SCLK tDSF tDSE tSDFEH tSDFSH SDFS SDFE Figure 11. Serial Frame Switching Characteristics tDSO I15 I14 I13 SCLK SDO Figure 12. Serial Output Data Switching Characteristics SERIAL PORT: CASCADE MODE RESET with PAR/SER = “0” establishes Serial Port active. SBM = “0” puts AD6620 in Serial Port Cascade mode, SCLK is input; SDFS is input. tSCLK tSCLKH tSCLKL SCLK Figure 13. SCLK Timing Requirements tSSI tHSI SCLK SDI DATA Figure 14. Serial Input Data Timing Requirements SCLK SDFS tSSF tHSF Figure 15. SDFS Timing Requirements tDSO I15 I14 SCLK SDO tDSE tSDFEH Q1 Q0 SDFE Figure 16. SDO, SDFE Switching Characteristics |
类似零件编号 - AD6620S |
|
类似说明 - AD6620S |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |