数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD5300BRM-REEL7 数据表(PDF) 8 Page - Analog Devices

部件名 AD5300BRM-REEL7
功能描述  2.7 V to 5.5 V, 140 uA, Rail-to-Rail Output 8-Bit DAC in an SOT-23
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD5300BRM-REEL7 数据表(HTML) 8 Page - Analog Devices

Back Button AD5300BRM-REEL7 Datasheet HTML 4Page - Analog Devices AD5300BRM-REEL7 Datasheet HTML 5Page - Analog Devices AD5300BRM-REEL7 Datasheet HTML 6Page - Analog Devices AD5300BRM-REEL7 Datasheet HTML 7Page - Analog Devices AD5300BRM-REEL7 Datasheet HTML 8Page - Analog Devices AD5300BRM-REEL7 Datasheet HTML 9Page - Analog Devices AD5300BRM-REEL7 Datasheet HTML 10Page - Analog Devices AD5300BRM-REEL7 Datasheet HTML 11Page - Analog Devices AD5300BRM-REEL7 Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 8 / 12 page
background image
AD5300
–8–
REV. C
GENERAL DESCRIPTION
D/A Section
The AD5300 DAC is fabricated on a CMOS process. The archi-
tecture consists of a string DAC followed by an output buffer
amplifier. Since there is no reference input pin, the power
supply (VDD) acts as the reference. Figure 20 shows a block
diagram of the DAC architecture.
VDD
VOUT
GND
RESISTOR
STRING
REF (+)
REF (–)
OUTPUT
AMPLIFIER
DAC REGISTER
Figure 20. DAC Architecture
Since the input coding to the DAC is straight binary, the ideal
output voltage is given by
VOUT
=V
DD
×
D
256


where D = decimal equivalent of the binary code that is loaded
to the DAC register; D can range from 0 to 255.
Resistor String
The resistor string section is shown in Figure 21. It is simply a
string of resistors, each of value R. The code loaded to the
DAC register determines at which node on the string the voltage
is tapped off to be fed into the output amplifier. The voltage is
tapped off by closing one of the switches connecting the string
to the amplifier. Because it is a string of resistors, it is guaran-
teed monotonic.
R
R
TO OUTPUT
AMPLIFIER
R
R
R
Figure 21. Resistor String
Output Amplifier
The output buffer amplifier is capable of generating rail-to-rail
voltages on its output, which gives an output range of 0 V to
VDD. It is capable of driving a load of 2 k
Ω in parallel with
1000 pF to GND. The source and sink capabilities of the output
amplifier can be seen in Figures 8 and 9. The slew rate is 1 V/
µs
with a half-scale settling time of 4
µs with the output loaded.
SERIAL INTERFACE
The AD5300 has a 3-wire serial interface (
SYNC, SCLK, and
DIN), which is compatible with SPI, QSPI, and MICROWIRE
interface standards as well as most DSPs. See Figure 1 for a
timing diagram of a typical write sequence.
The write sequence begins by bringing the
SYNC line low. Data
from the DIN line is clocked into the 16-bit shift register on the
falling edge of SCLK. The serial clock frequency can be as high
as 30 MHz, making the AD5300 compatible with high speed
DSPs. On the 16th falling clock edge, the last data bit is clocked
in and the programmed function is executed (i.e., a change in
DAC register contents and/or a change in the mode of operation).
At this stage, the
SYNC line may be kept low or be brought
high. In either case, it must be brought high for a minimum of
33 ns (VDD = 3.6 V to 5.5 V) or 50 ns (VDD = 2.7 V to 3.6 V)
before the next write sequence so that a falling edge of
SYNC
can initiate the next write sequence. Since the
SYNC buffer
draws more current when VIN = 2.4 V than it does when VIN =
0.8 V,
SYNC should be idled low between write sequences for
even lower power operation of the part. As previously men-
tioned, however, it must be brought high again just before the
next write sequence.
Input Shift Register
The input shift register is 16 bits wide (see Figure 22). The first
two bits are Don’t Cares. The next two are control bits that
control which mode of operation the part is in (normal mode or
any one of three power-down modes). There is a more complete
description of the various modes in the Power-Down Modes
section. The next eight bits are the data bits. These are transferred
to the DAC register on the 16th falling edge of SCLK. Finally, the
last four bits are Don’t Cares.
DB0 (LSB)
DB15 (MSB)
00
NORMAL OPERATION
01
1k
TO GND
10
100k
TO GND
11
THREE-STATE
POWER-DOWN MODES
DATA BITS
XX
PD1
PD 0
D7
D6
D5D4D3
D2
D1
D0
X
X
X
X
Figure 22. Input Register Contents


类似零件编号 - AD5300BRM-REEL7

制造商部件名数据表功能描述
logo
Analog Devices
AD5300BRM AD-AD5300BRM Datasheet
221Kb / 13P
   2.7 V to 5.5 V, 140 muA, Rail-to-Rail Output 8-Bit DAC in a SOT-23
REV. D
AD5300BRMZ AD-AD5300BRMZ Datasheet
221Kb / 13P
   2.7 V to 5.5 V, 140 muA, Rail-to-Rail Output 8-Bit DAC in a SOT-23
REV. D
AD5300BRMZ-REEL AD-AD5300BRMZ-REEL Datasheet
221Kb / 13P
   2.7 V to 5.5 V, 140 muA, Rail-to-Rail Output 8-Bit DAC in a SOT-23
REV. D
AD5300BRMZ-REEL7 AD-AD5300BRMZ-REEL7 Datasheet
221Kb / 13P
   2.7 V to 5.5 V, 140 muA, Rail-to-Rail Output 8-Bit DAC in a SOT-23
REV. D
More results

类似说明 - AD5300BRM-REEL7

制造商部件名数据表功能描述
logo
Analog Devices
AD5320 AD-AD5320 Datasheet
192Kb / 12P
   2.7 V to 5.5 V, 140 uA, Rail-to-Rail Output 12-Bit DAC in a SOT-23
REV. B
AD5320 AD-AD5320_15 Datasheet
410Kb / 20P
   2.7 V to 5.5 V, 140 A, Rail-to-Rail Output 12-Bit DAC in an SOT-23
REV. C
AD5310 AD-AD5310 Datasheet
164Kb / 12P
   2.7 V to 5.5 V, 140 uA, Rail-to-Rail Voltage Output 10-Bit DAC in a SOT-23
REV. A
AD5320 AD-AD5320_05 Datasheet
410Kb / 20P
   2.7 V to 5.5 V, 140 關A, Rail-to-Rail Output 12-Bit DAC in an SOT-23
REV. C
AD5300 AD-AD5300_15 Datasheet
221Kb / 13P
   2.7 V to 5.5 V, 140 A, Rail-to-Rail Output 8-Bit DAC in a SOT-23
REV. D
AD5300BRMZ-REEL7 AD-AD5300BRMZ-REEL7 Datasheet
221Kb / 13P
   2.7 V to 5.5 V, 140 muA, Rail-to-Rail Output 8-Bit DAC in a SOT-23
REV. D
AD5310 AD-AD5310_15 Datasheet
578Kb / 16P
   2.7 V to 5.5 V, 140 A, Rail-to-Rail Voltage Output 10-Bit DAC in a SOT-23
REV. B
AD5310BRMZ-REEL7 AD-AD5310BRMZ-REEL7 Datasheet
578Kb / 16P
   2.7 V to 5.5 V, 140 muA, Rail-to-Rail Voltage Output 10-Bit DAC in a SOT-23
REV. B
AD5662 AD-AD5662 Datasheet
357Kb / 20P
   2.7 V to 5.5 V, 250 uA, Rail-to-Rail Output 16-Bit DAC D/A in a SOT-23
Rev. PrA
AD5662 AD-AD5662_15 Datasheet
584Kb / 24P
   2.7 V to 5.5 V, 250 A, Rail-to-Rail Output 16-Bit nanoDACT in a SOT-23
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com