数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD5203AR100 数据表(PDF) 3 Page - Analog Devices

部件名 AD5203AR100
功能描述  4-Channel, 64-Position Digital Potentiometer
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD5203AR100 数据表(HTML) 3 Page - Analog Devices

  AD5203AR100 Datasheet HTML 1Page - Analog Devices AD5203AR100 Datasheet HTML 2Page - Analog Devices AD5203AR100 Datasheet HTML 3Page - Analog Devices AD5203AR100 Datasheet HTML 4Page - Analog Devices AD5203AR100 Datasheet HTML 5Page - Analog Devices AD5203AR100 Datasheet HTML 6Page - Analog Devices AD5203AR100 Datasheet HTML 7Page - Analog Devices AD5203AR100 Datasheet HTML 8Page - Analog Devices AD5203AR100 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 12 page
background image
–3–
REV. 0
AD5203
NOTES
1Typicals represent average readings at +25
°C and V
DD = +5 V.
2Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper posi-
tions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. See Figure 27 test circuit. I W = VDD/R
for both VDD = +3 V or VDD = +5 V.
3V
AB = VDD, Wiper (VW) = No connect.
4INL and DNL are measured at V
W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. V A = VDD and VB = 0 V.
DNL specification limits of
±1 LSB maximum are guaranteed monotonic operating conditions. See Figure 26 test circuit.
5Resistor terminals A, B, W have no limitations on polarity with respect to each other.
6Guaranteed by design and not subject to production test.
7Measured at the AX terminals. All AX terminals are open-circuited in shutdown mode.
8Worst case supply current consumed when all logic-input levels set at 2.4 V, standard characteristic of CMOS logic. See Figure 19 for a plot of I
DD vs. logic voltage
inputs result in minimum power dissipation.
9P
DISS is calculated from (IDD × V DD). CMOS logic level inputs result in minimum power dissipation.
10All dynamic characteristics use V
DD = +5 V.
11Measured at a V
W pin where an adjacent VW pin is making a full-scale voltage change.
12See timing diagrams for location of measured values. All input control voltages are specified with t
R = tF = 1 ns (10% to 90% of VDD) and timed from a voltage level
of 1.6 V. Switching characteristics are measured using both VDD = +3 V or +5 V. Input logic should have a 1 V/ µs minimum slew rate.
13Propagation delay depends on value of V
DD, RL and CL. See Operation section.
ABSOLUTE MAXIMUM RATINGS*
(TA = +25°C, unless otherwise noted)
VDD to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V, +8 V
VA, VB, VW to GND . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V, VDD
IAB, IAW, IBW . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
±20 mA
Digital Input and Output Voltage to GND . . . . . . . 0 V, +8 V
Operating Temperature Range . . . . . . . . . . . –40
°C to +85°C
Maximum Junction Temperature (TJ MAX) . . . . . . . . +150
°C
Storage Temperature . . . . . . . . . . . . . . . . . . –65
°C to +150°C
Lead Temperature (Soldering, 10 sec) . . . . . . . . . . . . +300
°C
Package Power Dissipation . . . . . . . . . . . . . . (TJ max–TA)/
θ
JA
Thermal Resistance
θ
JA
P-DIP (N-24) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
°C/W
SOIC (SOL-24) . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
°C/W
TSSOP-24 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143
°C/W
*Stresses above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
Table I. Serial-Data Word Format
ADDR
DATA
B7
B6
B5
B4
B3
B2
B1
B0
A1
A0
D5
D4
D3
D2
D1
D0
MSB
LSB
MSB
LSB
27
26
25
20
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD5203 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
SDI
CLK
CS
VOUT
1
0
1
0
1
0
VDD
0V
D0
D1
D2
D3
D4
D5
A0
A1
DAC REGISTER LOAD
Figure 1a. Timing Diagram
CLK
VOUT
1
0
1
0
1
0
VDD
0V
SDI
(DATA IN)
SDO
(DATA OUT)
CS
1
0
Ax OR Dx
Ax OR Dx
A'x OR D'x
tDS
tDH
tPD MAX
tPD MIN
tCH
tCS1
tCL
tCSS
tCSH
1 LSB
1 LSB ERROR BAND
tCSW
tS
A'x OR D'x
Figure 1b. Detail Timing Diagram
VOUT
VDD
0V
RS
1
0
1 LSB
1 LSB ERROR BAND
tS
tRS
Figure 1c. Reset Timing Diagram


类似零件编号 - AD5203AR100

制造商部件名数据表功能描述
logo
Analog Devices
AD5203AR100 AD-AD5203AR100 Datasheet
246Kb / 12P
   4-Channel, 64-Position Digital Potentiometer
REV. 0
More results

类似说明 - AD5203AR100

制造商部件名数据表功能描述
logo
Analog Devices
AD5203 AD-AD5203_15 Datasheet
262Kb / 12P
   4-Channel, 64-Position Digital Potentiometer
REV. 0
AD5203ARUZ100 AD-AD5203ARUZ100 Datasheet
246Kb / 12P
   4-Channel, 64-Position Digital Potentiometer
REV. 0
AD5171 AD-AD5171 Datasheet
1Mb / 20P
   64-Position OTP Digital Potentiometer
Rev. PrC
AD5273 AD-AD5273 Datasheet
987Kb / 20P
   64-Position OTP Digital Potentiometer
REV. 0
AD5171 AD-AD5171 Datasheet
996Kb / 24P
   64-Position OTP Digital Potentiometer
REV. D
AD5171 AD-AD5171_15 Datasheet
996Kb / 24P
   64-Position OTP Digital Potentiometer
REV. D
AD5227BUJZ100 AD-AD5227BUJZ100 Datasheet
384Kb / 16P
   64-Position Up/DownControl Digital Potentiometer
REV. B
AD5258 AD-AD5258 Datasheet
1Mb / 24P
   Nonvolatile, I2C-Compatible 64-Position, Digital Potentiometer
REV. 0
AD5233 AD-AD5233_15 Datasheet
774Kb / 32P
   Nonvolatile Memory, Quad 64-Position Digital Potentiometer
REV. B
AD5227 AD-AD5227 Datasheet
384Kb / 16P
   64-Position Up/Down Control Digital Potentiometer
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com