数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD1377KD 数据表(PDF) 4 Page - Analog Devices

部件名 AD1377KD
功能描述  Complete, High Speed 16-Bit A/D Converters
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD1377KD 数据表(HTML) 4 Page - Analog Devices

  AD1377KD Datasheet HTML 1Page - Analog Devices AD1377KD Datasheet HTML 2Page - Analog Devices AD1377KD Datasheet HTML 3Page - Analog Devices AD1377KD Datasheet HTML 4Page - Analog Devices AD1377KD Datasheet HTML 5Page - Analog Devices AD1377KD Datasheet HTML 6Page - Analog Devices AD1377KD Datasheet HTML 7Page - Analog Devices AD1377KD Datasheet HTML 8Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 4 / 8 page
background image
AD1376/AD1377
–4–
REV. B
DESCRIPTION OF OPERATION
On receipt of a CONVERT START command, the AD1376/
AD1377 converts the voltage at its analog input into an equiva-
lent 16-bit binary number. This conversion is accomplished as
follows: the 16-bit successive-approximation register (SAR) has
its 16-bit outputs connected both to the device bit output pins
and to the corresponding bit inputs of the feedback DAC. The
analog input is successively compared to the feedback DAC
output, one hit at a time (MSB first, LSB last). The decision to
keep or reject each bit is then made at the completion of each
bit comparison period, depending on the state of the compara-
tor at that time.
GAIN ADJUSTMENT
The gain adjust circuit consists of a 100 ppm/
°C potentiometer
connected across
±V
S with its slider connected through a
300 k
Ω resistor to the gain adjust Pin 29 as shown in Figure 4.
If no external trim adjustment is desired, Pin 27 (offset adj) and
Pin 29 (gain adj) may be left open.
Figure 4. Gain Adjustment Circuit (
±0.2% FSR)
OFFSET ADJUSTMENT
The zero adjust circuit consists of a 100 ppm/
°C potentiometer
connected across
±V
S with its slider connected through a
1.8 M
Ω resistor to Comparator Input Pin 27 for all ranges. As
shown in Figure 5, the tolerance of this fixed resistor is not
critical, and a carbon composition type is generally adequate.
Using a carbon composition resistor having a –1200 ppm/
°C
tempco contributes a worst-case offset tempco of 32 LSB14
61 ppm/LSB14
1200 ppm/
°C = 2.3 ppm/°C of FSR, if the
OFFSET ADJ potentiometer is set at either end of its adjust-
ment range. Since the maximum offset adjustment required is
typically no more than
±16 LSB
14, use of a carbon composition
offset summing resistor typically contributes no more than
1 ppm/
°C of FSR offset tempco.
Figure 5. Offset Adjustment Circuit (
±0.3% FSR)
An alternate offset adjust circuit, which contributes negligible
offset tempco if metal film resistors (tempco <100 ppm/
°C) are
used, is shown in Figure 6.
Figure 6. Low Tempco Zero Adjustment Circuit
In either adjust circuit, the fixed resistor connected to Pin 27
should be located close to this pin to keep the pin connection
runs short. Comparator Input Pin 27 is quite sensitive to exter-
nal noise pick-up and should be guarded by analog common.
TIMING
The timing diagram is shown in Figure 7. Receipt of a CON-
VERT START signal sets the STATUS flag, indicating conver-
sion in progress. This, in turn, removes the inhibit applied to
the gated clock, permitting it to run through 17 cycles. All the
SAR parallel bits, STATUS flip-flops, and the gated clock in-
hibit signal are initialized on the trailing edge of the CONVERT
START signal. At time t0, B1 is reset and B2–B16 are set uncon-
ditionally. At t1 the Bit 1 decision is made (keep) and Bit 2 is
reset unconditionally. This sequence continues until the Bit 16
(LSB) decision (keep) is made at t16. The STATUS flag is reset,
indicating that the conversion is complete and that the parallel
output data is valid. Resetting the STATUS flag restores the
gated clock inhibit signal, forcing the clock output to the low
Logic “0” state. Note that the clock remains low until the next
conversion.
Corresponding parallel data bits become valid on the same
positive-going clock edge.
Figure 7. Timing Diagram (Binary Code
0110011101111010)
DIGITAL OUTPUT DATA
Both parallel and serial data from TTL storage registers is in
negative true form (Logic “1” = 0 V and Logic “0” = 2.4 V).
Parallel data output coding is complementary binary for
unipolar ranges and complementary offset binary for bipolar
ranges. Parallel data becomes valid at least 20 ns before the
STATUS flag returns to Logic “0”, permitting parallel data
transfer to be clocked on the “1” to “0” transition of the STA-
TUS flag (see Figure 8).
Figure 8. LSB Valid to Status Low


类似零件编号 - AD1377KD

制造商部件名数据表功能描述
logo
Analog Devices
AD1377KD AD-AD1377KD Datasheet
573Kb / 8P
   Complete, High Speed 16-Bit A/D Converter
REV. B
More results

类似说明 - AD1377KD

制造商部件名数据表功能描述
logo
Analog Devices
AD1377 AD-AD1377_15 Datasheet
403Kb / 12P
   Complete, High Speed 16-Bit A/D Converters
REV. D
AD1376 AD-AD1376_15 Datasheet
403Kb / 12P
   Complete, High Speed 16-Bit A/D Converters
REV. D
ADADC71 AD-ADADC71 Datasheet
647Kb / 8P
   Complete, High Resolution 16-Bit A/D Converters
REV. A
AD1316 AD-AD1316 Datasheet
573Kb / 8P
   Complete, High Speed 16-Bit A/D Converter
REV. B
AD674B AD-AD674B Datasheet
247Kb / 12P
   Complete 12-Bit A/D Converters
REV. C
AD674B AD-AD674B_15 Datasheet
174Kb / 12P
   Complete 12-Bit A/D Converters
REV. C
AD774B AD-AD774B_15 Datasheet
174Kb / 12P
   Complete 12-Bit A/D Converters
REV. C
AD774BJNZ AD-AD774BJNZ Datasheet
174Kb / 12P
   Complete 12-Bit A/D Converters
REV. C
AD674BTE AD-AD674BTE Datasheet
174Kb / 12P
   Complete 12-Bit A/D Converters
REV. C
ADADC85 AD-ADADC85_15 Datasheet
1Mb / 12P
   Fast, Complete 12-Bit A/D Converters
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com