数据搜索系统,热门电子元器件搜索 |
|
CDCEL913PWR 数据表(PDF) 5 Page - Texas Instruments |
|
|
CDCEL913PWR 数据表(HTML) 5 Page - Texas Instruments |
5 / 26 page CDCE913 CDCEL913 www.ti.com SCAS849E – JUNE 2007 – REVISED MARCH 2010 TIMING REQUIREMENTS over recommended ranges of supply voltage, load, and operating free-air temperature MIN NOM MAX UNIT CLK_IN REQUIREMENTS PLL bypass mode 0 160 fCLK LVCMOS clock input frequency MHz PLL mode 8 160 tr / tf Rise and fall time CLK signal (20% to 80%) 3 ns Duty cycle CLK at VDD/2 40% 60% STANDARD FAST MODE MODE UNIT MIN MAX MIN MAX SDA/SCL TIMING REQUIREMENTS (see Figure 12) fSCL SCL clock frequency 0 100 0 400 kHz tsu(START) START setup time (SCL high before SDA low) 4.7 0.6 ms th(START) START hold time (SCL low after SDA low) 4 0.6 ms tw(SCLL) SCL low-pulse duration 4.7 1.3 ms tw(SCLH) SCL high-pulse duration 4 0.6 ms th(SDA) SDA hold time (SDA valid after SCL low) 0 3.45 0 0.9 ms tsu(SDA) SDA setup time 250 100 ns tr SCL/SDA input rise time 1000 300 ns tf SCL/SDA input fall time 300 300 ns tsu(STOP) STOP setup time 4 0.6 ms tBUS Bus free time between a STOP and START condition 4.7 1.3 ms Copyright © 2007–2010, Texas Instruments Incorporated Submit Documentation Feedback 5 Product Folder Link(s): CDCE913 CDCEL913 |
类似零件编号 - CDCEL913PWR |
|
类似说明 - CDCEL913PWR |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |