数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DAC1001D125 数据表(PDF) 6 Page - Integrated Device Technology

部件名 DAC1001D125
功能描述  Dual 10-bit DAC, up to 125 Msps
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  IDT [Integrated Device Technology]
网页  http://www.idt.com
标志 IDT - Integrated Device Technology

DAC1001D125 数据表(HTML) 6 Page - Integrated Device Technology

Back Button DAC1001D125 Datasheet HTML 2Page - Integrated Device Technology DAC1001D125 Datasheet HTML 3Page - Integrated Device Technology DAC1001D125 Datasheet HTML 4Page - Integrated Device Technology DAC1001D125 Datasheet HTML 5Page - Integrated Device Technology DAC1001D125 Datasheet HTML 6Page - Integrated Device Technology DAC1001D125 Datasheet HTML 7Page - Integrated Device Technology DAC1001D125 Datasheet HTML 8Page - Integrated Device Technology DAC1001D125 Datasheet HTML 9Page - Integrated Device Technology DAC1001D125 Datasheet HTML 10Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 25 page
background image
DAC1001D125 3
© IDT 2012. All rights reserved.
Product data sheet
Rev. 03 — 2 July 2012
6 of 25
Integrated Device Technology
DAC1001D125
Dual 10-bit DAC, up to 125 Msps
IIL
LOW-level input current
VIL = 0.9 V
-
5
-
A
IIH
HIGH-level input current
VIH =1.3 V
-
5
-
A
Ci
input capacitance
[1] -5
-
pF
Analog outputs: pins IOUTAP, IOUTAN, IOUTBP and IOUTBN
IO(fs)
full-scale output current
differential outputs
2
-
20
mA
VO
output voltage
compliance range
1-
+1.25 V
Ro
output resistance
[1] -150
-
k
Co
output capacitance
[1] -3
-
pF
Reference voltage input/output: pin REFIO
VO(ref)
reference output voltage
[1] 1.21
1.26
1.31
V
IO(ref)
reference output current
-
100
-
nA
Vi
input voltage
compliance range
1.0
-
1.26
V
Ri
input resistance
-
1
-
M
Input timing; see Figure 18
fs
sampling frequency
-
-
125
Msps
tw(WRT)
WRT pulse width
pins WRTA, WRTB
2
-
-
ns
tw(CLK)
CLK pulse width
pins CLKA, CLKB
2
-
-
ns
th(i)
input hold time
1
-
-
ns
tsu(i)
input set-up time
1.8
-
-
ns
Output timing: pins IOUTAP, IOUTAN, IOUTBP and IOUTBN
td
delay time
-
1
-
ns
tt
transition time
rising or falling transition
(10% to 90 %or90%to 10 %)
[1] -0.6
-
ns
ts
settling time
1LSB
[1] -16
-
ns
Static linearity
INL
integral non-linearity
25
C
0.1
0.13
0.18 LSB
40 C to +85 C
0.08
-
0.18 LSB
DNL
differential non-linearity
40 C to +85 C
0.03
0.05
0.07 LSB
Static accuracy (relative to full-scale) with GAINCTRL = 0
Eoffset
offset error
0.02
-
+0.02 %
EG
gain error
with external reference
1.9
1.5
+2.5
%
with internal reference
2.9
2.1
+2.9
%
G
gain mismatch
between DAC A and DAC B
0.5
0.5
+0.5
%
Table 5.
Characteristics …continued
VDDD = VDDA = 3.3 V; AGND and DGND connected together; IO(fs) = 20 mA and Tamb = 40 C to +85 C; typical values
measured at Tamb = 25 C.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit


类似零件编号 - DAC1001D125

制造商部件名数据表功能描述
logo
NXP Semiconductors
DAC1001D125 NXP-DAC1001D125 Datasheet
249Kb / 25P
   Dual 10-bit DAC, up to 125 Msps
Rev. 01-24 November 2008
logo
Renesas Technology Corp
DAC1001D125 RENESAS-DAC1001D125 Datasheet
385Kb / 25P
   Dual 10-bit DAC, up to 125 Msps
2 July 2012
logo
NXP Semiconductors
DAC1001D125HL NXP-DAC1001D125HL Datasheet
249Kb / 25P
   Dual 10-bit DAC, up to 125 Msps
Rev. 01-24 November 2008
More results

类似说明 - DAC1001D125

制造商部件名数据表功能描述
logo
Renesas Technology Corp
DAC1001D125 RENESAS-DAC1001D125 Datasheet
385Kb / 25P
   Dual 10-bit DAC, up to 125 Msps
2 July 2012
logo
NXP Semiconductors
DAC1001D125 NXP-DAC1001D125 Datasheet
249Kb / 25P
   Dual 10-bit DAC, up to 125 Msps
Rev. 01-24 November 2008
logo
Renesas Technology Corp
DAC1401D125 RENESAS-DAC1401D125 Datasheet
461Kb / 25P
   Dual 14-bit DAC, up to 125 Msps
2 July 2012
logo
NXP Semiconductors
DAC1401D125 NXP-DAC1401D125 Datasheet
359Kb / 25P
   Dual 14-bit DAC, up to 125 Msps
Rev. 01-13 November 2008
logo
Integrated Device Techn...
DAC1201D125 IDT-DAC1201D125 Datasheet
401Kb / 26P
   Dual 12-bit DAC, up to 125 Msps
logo
Renesas Technology Corp
DAC1201D125 RENESAS-DAC1201D125 Datasheet
405Kb / 26P
   Dual 12-bit DAC, up to 125 Msps
2 July 2012
logo
NXP Semiconductors
DAC1201D125 NXP-DAC1201D125 Datasheet
273Kb / 26P
   Dual 12-bit DAC, up to 125 Msps
Rev. 01-27 November 2008
logo
Integrated Device Techn...
DAC1401D125 IDT-DAC1401D125 Datasheet
457Kb / 25P
   Dual 14-bit DAC, up to 125 Msps
DAC1401D125HL-C1 IDT-DAC1401D125HL-C1 Datasheet
457Kb / 25P
   Dual 14-bit DAC, up to 125 Msps
logo
Renesas Technology Corp
DAC1005D750 RENESAS-DAC1005D750 Datasheet
418Kb / 43P
   Dual 10-bit DAC, up to 750 Msps; 4x and 8x interpolating
2 July 2012
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com